Integrated circuit;

common person uses electronics in * Now -a-days a limited purposes like radio, TV, Ac, --- all gadgets in real life.

* But electronics has a great growth in communi--cation industries, control, computer, --- etc.

* electronics plays major role in industries.

* electronics is nothing but an integrated circuit.

* "IC" is a small size and low cost circuit. It consists of both active and passive components are joined together on a single crystal chip of silicon.

-> passive components like resistors, capacitors & inductors. These does not need of external power supply. which absorbs power & stores in the form of energy.

-> active components like transistors & diodes. These one depends on power source. These one modify & control the electrical eignals.

Advantages:

* small size of Ic and hence increased power density. due to batch processing.

* Increased system reliability due to elimination of

soldered joints.

* Improved function performance.

* Matched devices (input impedance at each port is equal to output impedance).

> Increased operating speeds (Absence of parasitic capacitance)
> reduction in power consumption.

Applications :-

- -> Automobiles -> All vehicles like cost, bike, ---
- -> Appliances -> TV, watches, juice makers, --
- -> computers.

classification of Icls:

Ic's one chasified into 3 types. They are

- 1. Digital Icls Ex: MP, MC, DSP's etc.
- 2. Analog (or) linean Icls Esci-memorys, sensors, power supply
- 3. Mixed signal Ic's Ex:- Ald&DIA converters, ex

Based on above requirement, there are a different Ic technologies.

- 1- Monolithic technology
- 2 Hybrid technologey


Monolethic;-

All circuit components both active and passive elements & their interconnections one manufactured into (or) on top of a single chip of silicon. These one used, where identical circuits one required that why we reduces the cost & more tybrid;

In this, separate components parts are attached to a substrate and interconnetted by using metallization & wire bonds. This is used for custom circuits.

Scanned with OKEN Scanner


active devices used. Ic's one classified as. upon



IC chip size and circuit complexity: -> until 1950/8, electronic device technology uses vacuum tube but now-a-days electronics is a result of invention of transistor in 1947. -> the invention of transistor by william B. Schockley walter H. Brottain & John Bondeen of bell telephone laboratory and followed by the development of IC. -> the IC was introduced at the beginning of 1960 by both texas instruments & fair child semiconductors. Invented by


Robert Noyce. -> The size and complexity of Ic's have increased rapidly as shown below.

Techmology	gates/chip	-transistors	Applications	year
1. SSI (Small scale	3 do 30	to 0	logic gates Hip flops	1960 - 65
Integration	30 Ho 300	100-1000	multiplexers counters	1965-1970
2. MSI (medium scale (medium)			adders	



op-amp is a mutti-terminal device which internally is quite complex.

-> op-amp is a direct coupled high gain amplifier usually consisting of one (or) more differential amplifiers and followed by level translator and an olp stage.




op-amp is an Ic that can amplify weak electric signals the basic role of op-amp is to amplify and olp the voltage difference between two 1/p ping.


op-amp packages:-

There we mainly three popular fackages are available.


- 1. Metal can (to)
- 2. Oval in-line (DIP)
- 3. flat package.


The widely used very popular type is MATHI. It is a single op-amp & available in 8-pin can, 8-pin DIP.






Scanned with OKEN Scanner






Internal diagram of IC741



Inverting ill terminal:



To the above diagram we are applying ilp to the -ve terminal of op-amp & tve terminal is kept grounded.

-> By observing the Vi(t), Vo(t) signals, it is clear that both one out of phase by 180° for that reason the -ve terminal is called inverting ilp terminal.

of Mulls over

In the above diagram we apply 1/p signal is grounded.

→ By observing vilt) & vo(t) signals, it is clean that both one in phase so the terminal is called non-inverting ilp terminal.


Power supply:

there are mainly 2 power supply connections in op-amp.

- 1. Balanced Power supply
- 2. Unbalanced power supply

The balanced power supply the two supply voltage magnitude must be equal and the common terminal is kept grounded.


In balanced P. Supply, twice the supply voltage will get applied & it may damage the op-amp. Instead of using two power supplies, one can use a single p.s to obtain N+ & V.



-> the two capacitors provide decoupling of the power supply.


R Vin

 \rightarrow If the voltages required are other than $\frac{Vin}{2}$ then above circuit is non preferable then we can use zener dides of appropriate voltage rating can be used.



Thany times practically due to mismatch in the devices equal tre & -re voltages one not available, to adjust them a potentiometer can be used as shown below.

 \rightarrow to avoid the damages due to reversal polarities connected to integrated circuit, the diades D1 & D2 can be used.




Features of 741 op-Amp:

- -> Short circuit & overload protection provided

 -> large common mode rejection ratio (cMRR) and
- differential nottage ranges. Ideally CMMR is infinity.
- No external freq. compensation is required. It also does not need any external compensation for phase component. This simplifies the circuit design and minimize the number of components used.
- -> offset voltage null capability
- -> No lottch-up problem
- tow power consumption.

op-amp internal circuit?

op-amps one available in an integrated circuit form. commertial integrated circuit op-amps usually consists of four cascaded blocks.



scanned with OKEN Scanr

-> All such requirements are achieved by using differential amplifier as the OIP balanced stage

-> the function of differential amplifier is to amplify the difference between the two ilp signals. -> This stage provides most of the voltage gain of THE LY STATE OF THE STATE OF TH the amplifier.

Intermediate stage:

-> the old of the ilp stage drives the next stage which is an intermediate stage

-> This is another differential amplifier with dual ilb unpalanced (single ended) output.

-> The overall gain requirement of the op-amp is very high.

level shifting stage:-


- -> All the stages one directly coupled to each other. As the op-amp amplifiers, d.c signals are also directly coupled.
 - -> Because of that the DC level is raises stage by Stage such a high dic voltage level may drive the transistors into saturation.
- this may cause distortion in the output
- -> Hence before—the OIP Stage, it is necessary to bring such a high de voltage level to zero volts wirit ground.

→ the level shifter stage brings the d.c level down to ground potential, when no signal is applied at the ilp terminals.

output stage:

- > The basic requirements of an output stage one * low output impedance
 - * longe AC
 - * output voltage swing
 - * high current sourcing & sinking capability

-> the push pull complementary amplifier meets all these requirements and hence used as an olp stage.



Differential Amplifier:

- -> It is the basic building block of op-amp.
- -> It amplifies the difference between two input voltage signals and rejects the common-mode signals, Hence it is called as differential amplifier.

common-mode Rejection Ratio (CMRR):-

the ability of a differential amplifier to reject a common mode signal is expressed by a ratio called common-mode rejection ratio.

Scanned with OKEN Scanne

defined as the ratio of the differential Voltage gain, Ad to common mode voltage gain, Ac.

-> For ideal DA, Ac=0 then CMRR is infinite.

-> For practical DA, Ad is large, Ac is small hence CMRR, in dB = 20 log $\left(\frac{Ad}{Ac}\right)^{\frac{1}{100}}$

CMRR in dB = 20 log
$$\left| \frac{A_d}{A_c} \right|$$
 dB

-> The output voltage, vo = Acvc+Advd

* High differential voltage gain

low common mode gain

* High CMRR

* High ilp impedance

* low op impedance

* lange bandwidth

Amplifiers : Types of Differential 4 types of DA18. There one

1. Dual ilp balanced olp DA

2. Dual ilp unbalanced olp PA

3. single ilp balanced olp DA


4. single ilP Unbalanced olp DA.

To the old is taken between the two collector terminals, it is called balanced old (or) double ended old.


→ If the olp is taken between one collector w.r.t. ground, it is called unbalanced olp (or) single ended olp.

-> If the signal is given to both the ilp terminals, it is called as dual ilp.


The signal is given to only one ilp terminals and other terminal is grounded, is called single ilp (or) single




pual ip balanced olp DA



single ila balanced ola DA.



oval ilb unbalanced old DA



single ilp unbalance olp PA.

Scanned with OKEN Scanne


- 1. Difference voltage, 11d = 1,-12
- 2. Differential output voltage, Vo = Ad Vd
- 3. Differential gain, $A_d = \frac{V_0}{V_d}$ (or) $A_d = \frac{V_1 V_2}{2}$ (or) 20 $\log \left(\frac{V_0}{V_d} \right)$ (inds)
- where A, & A2 one the gains of two signal voltages of v, and v2 respectively.
- 4. common-mode signal voltage, $V_c = \frac{V_1 + V_2}{2}$
- 5. common-mode gain, Ac = $\frac{V_0}{V_c}$ (or) Ac = A1 + A2 (or) 20 log $\frac{V_0}{V_c}$ (in dB)
- 6. output voltage due to common mode signal is vo=veAc


Scanned with OKEN Scanne

7. Total output voltage for any differential amplifier is $v_0 = A_d v_d + A_c v_c$.

balanced of differential amplifier; emitter coupled differential This is also Known as amplifier.

The transistorised differential amplifier basically uses the emitter biased circuits which are shown in fig. below.





on & one having exactly matched -> the two transistors The transfer of the state of th characteristics.


collector and emitter resistances Rc1, Rc2, Re1 -> The two equal. and REZ ane

REI = RE2 and RCI = RC2 = RC 1 Vcc1 = 1- VEE1

i. the magnitudes must be equal

-> the dual ilp : Halanced olp DA can be obtained by coupling both emitters of the emitter brased circuits and is Shown below fig.

-> If the collector olp is taken between two collector terminals without any ground, then it is called as old (or) double ended old (or) floatting pop.




of the collectors taken between any olP. is -> when the the ground, then it is called as unbalanced off (or) and single ended olp.

DA operates in two modes. -> The

- 1. Differential mode operation
- 2. common mode operation.

Differential mode operation:


* Differential mode means vs1 + Vs2' consider the two ilp signals which are same in magnitude but 180° out of




Dual ilp balanced olp differential amplifier:

This is also known as emitter coupled differential amplifier.

the transistorised differential amplifier basically uses the emitter biased circuits which are shown in fig. below.





and territory with the territory of the

→ the two transistors on & Que having exactly matched characteristics.

The two collector and emitter resistances Rc_1, Rc_2, Re_1 and Re_2 are equal.

$$R_{CI} = R_{C2} = R_C$$
; $R_{EI} = R_{E2}$ and $|V_{CC}| = |-V_{EE}|$

... the magnitudes must be equal

The dual ilp Balanced olp DA can be obtained by coupling both emitters of the emitter brased circuits and is shown below fig.

If the collector olp is taken between two collector terminals without any ground, then it is called as balanced olp (or) double ended olp (or) flootting opp.

anned with OKEN Scar

the help of center tapped transformer, we are getting two signals with same magnitude and has 180° phase shift. * Assume that, the sine wave on the base of al is

positive going while on the base our is negative going with a Positive going on the base of Q1, an amplified negative going signal develops on the collector of all.

* Due to positive going signal, current through Re increases and hence a positive going wave is developed across RE because of emitter follower action of will

* ove to negative going signal on the base of 012, an amplified positive going signal develops on the collector of 802 and hence a negative going signal develops across RE because of emitter follower action of Quz

* the signal voltages across RE, due to the effect of on and 012 are equal in magnitude & 180° out of phase.

* Hence, these two signals cancel each other & there is no signal across the emitter registance. Hence, there is no a.c. flows through the RE.


on i.e., I.e. on Aeron * 4 is the olp taken across collector, of our and ouz. The two olp's on collector 1 &2 are equal in magnitude but opposite polarity. No is the difference blu these two signals.

Ex: 10-(-10) = 20

* Hence, the difference voltage, oil % is twice the voltage of single ended olp.

mode, Re does not introduce negative feedback.

In this made, the signals applied to the base of all and Out one derived from the same source. The two ilp signals one equal in magnitude and phase the circuit diagram is.



transistor our is a positive going signal since the circuits are emitter biased, the same signal voltages appear across RE, which adds together

* Hence, RE carries a signal current and provides negative feedback. This feedback reduces the common mode gain of DA.

* The two old signals across on and one having same magnitude and one in phase each other.

: the difference of voltage, vo is almost zero & neglibily small. But ideally it is zero.

Scanned with OKEN Scanner

DC Analysis of Differential amplifier:


4-10-17-6-14-11

* Dc analysis means to obtain the operating point

values i.e.; Ica & vcea for the transistors used

* The Vcc and VEE one d.c supply voltages while the input signals one A.c.

* The DC equivalent circuit can be obtained by reducing the ilp a.c signals to zero.



in the circuit is symmetrical and the two transistors are matched, so it is enough to find out operating point I and V_{CEQ} for any one of the transistor i.e.; consider only half circuit.

To find Ico!

Apply KVL to Base emitter loop of OI, $-V_{SI} + I_{BRS} + V_{BE} + 2I_{ERE} - V_{EE} = O \longrightarrow (i)$,


W. K.T.
$$\psi_1 = 0$$
, $\exists c = \beta \exists e$

$$\exists C \otimes \Xi \exists c \cong \exists e$$

$$\exists E = \beta \exists B \implies \exists B = \Xi E$$

$$I_E = \beta I_B \implies I_B = \frac{I_E}{\beta} \implies 0$$

Sub.
$$y_c$$
 in eq-(3)



s my in when we also be the former without

none and the way

Book - ANT BUT TO

100 经决定的

YCEW = YCE = YCC - ICOVPC + YBE

-> DC Analysis is same for remaining differential Amplifiers.

AC analysis of differential amplifier:


* Ac analysis means consider ac signal and make de

Two transistors were matched is consider that circuit.


* Here we calculate differential gain (Ad), comprom mode gain (Ac), input impedance (or) resistance (Ri), output resistance (Ro), comprom the DA using h-parameters.

O pifferential gain (Ad):-

consider half circuit because two transistors are matched. The aic equivalent circuit for one transistor is



the appropriate hybrid model for above fig. is shown below, by neglecting him $2h_{\infty}$.



Here, hie = 11p impedance

here = 10p impedance

here = forward current

the reverse voltage gain

the old admillance.

Scanned with OKEN Scanne

W.K.T.
$$Ad = \left| \frac{V_0}{V_1} \right|$$

$$V_{d} = V_{1} - V_{2} = \frac{V_{S}}{2} - \left(\frac{-V_{S}}{2}\right) = V_{S}$$

$$P_d = \left| \frac{V_0}{V_S} \right|$$

output voltage, vo = -IcRc

From cercust, Ic is here Ib

$$\therefore V_0 = -h_{fe} \pi_b R_c \rightarrow 0$$

$$V_S = 2I_b(R_S + hie) \rightarrow 2$$

$$\frac{eq(0)}{eq(0)}, \frac{V_o}{V_o} = \frac{-hfe^{\pm}bRc}{2\mp b(R_s+hie)}$$

$$Ad = \frac{|Vo|}{|Vs|} = \frac{-he}{2(Rs+hie)} \Rightarrow For unbalanced olds$$

for balanced olp,


Fall balanced of = 2 Add unbalanced of p.

* In this mode, two signals have same magnitude & phase.

the common mode gain,

Ac =
$$\frac{V_0}{V_C}$$
 | but $V_C = \frac{V_1 + V_2}{2} = \frac{2V_S}{2} = V_S$

Scanned with OKEN Scanner



the approximate model for above circuit, ignoring

the old voltage is given by, vo = -Ierc

From circuit, Ic=KieIb

Apply KVL at Up loop,


$$V_S = I_b(R_S + hre^{\frac{1}{2}R_E} + 2R_E + 2R_E hre^{\frac{1}{2}R_E}) \rightarrow 2$$

$$\frac{e_{9}\cdot 0}{e_{9}\cdot 0} \Rightarrow \frac{V_{6}}{V_{8}} = \frac{-h_{fe}}{T_{b}\left(R_{5} + h_{fe} + 2R_{E}\left(1 + h_{fe}\right)\right)}$$

balanced & unbalanced ofp.

3) ille impedance :-

the ilp impedance is measured at any one of the ille ferminal wirt ground.



$$R_1 = \frac{\sqrt{2}}{2} I_b$$

The
$$\frac{VS}{2b} = \frac{VS}{2(RS+hie)}$$

$$R_{\circ} = \frac{y_{s}}{2}$$

$$\frac{y_{s}}{2(R_{s}+hie)}$$

$$R_1 = R_S + hie$$

For single input, RI = Rsthie For dual input, RI = 2 (Rs+hie)

impedance: output

the old impedance of the circuit is measured olb mit ground.

potpot impedance, Ro=Rc.

W. N.T. CMRR =
$$\frac{Ad}{Ad}$$
Relation Ac Relation Relations for dual file and $Ad = \frac{Rchie}{Rs+hie}$ is $Ac = \frac{Rchie}{Rs+hie}$ is the set of t


Rethret 2Re (14hpe)

Rethret Rethre


mirror "Current

> merror cercult means, old current current

image of current.



= constant.



03, Ou une matched transistors.

KCL at node A.

$$T_1 = T_2 + i_{CY} \rightarrow \odot$$

KCL at node B,

$$\pm_2 = i_{b3} + i_{b4}$$

$$\pm_2 = 2i_{b3} + i_{b4}$$

*: From (1)

$$T_1 = \frac{2ic3}{\beta} + ic3$$

$$T_1 = ie3 \left(-\frac{2}{\beta} + i\right)$$

Since
$$\beta$$
 is very high, $\frac{\pi}{\beta}$ is ignored

kul of was transistor

Advantages:

- * provides increasing RE effect i.e.; Ac & CMRR 1
- * Less number of components.
- * Fasy to design
- * Easy to manufacture
- a remperature stability.

output stage:- (complementary push pull amplifier)

The olp stage in an op-amp is to supply the load current & provide a low impedance olp. ideally the total supply voltage is . Vcc + VEE:

transistors Oi (npn), and Oi=(pnp) connected as shown in fig.





fig :- complementary stage of DA



-YEE signolp stage of 10741

Scanned with OKEN Scanner

is on and supplies current For Vi positive, ou load RL'

For Up negative, Oil is cut-off & oil acts as a

to remove current from load RL.

the old vo remains 29 in this The limitation zero until the ilp vi exceeds VBE (cut in) = 0.5 V. This is called a cross over distortion)

* It can be eliminated by applying a bias voltage V slightly greater than 2 VBE(CUT-in) = IV blw two bases.

of so, a smoull current flows in the transistors even en the quiescent state.

out of phase * If V=0, then No is 180°

signal V2 * If V2=0, then vo will be inphase with

signal applied at

* The ideal op-amp characteristics are

1. open 100p voltage gain (AoL) = 00

2. Input registance, Ri = 0

3. old resistance, Ro = 0

4. Bandwidth = 00

5. offset voltage = 0


(28)

Because of ∞ input impedance, the ideal op-amp draws no current at both the ilp terminals. i.e.; $l_1 = l_2 = 0$.

since gain is infinity, the differential ilp voltage between inverting & non-inverting terminal, $V_1 = V_1 - V_2$ is zero for finite olp voltage.

* The olp voltage V_0 is independent of the olf current as $R_0=0$. Thus olf can drive infinite not of other devices.

The physical op-amp is not an ideal one, the equivalent direvit is



Here, the olp is a voltage controlled voltage source, Aol Vd is the equivalent thevinen voltage, source.

Ro is the equivalent thevinen resistance.

: of voltage, $N_0 = A_{0L} \cdot V_0$ $V_0 = A_{0L} \cdot (V_1 - V_2)$ where, $V_0 = Op$ Voltage $A_{0L} = Open \quad loop \quad gain$ $V_1 = differential \quad voltage.$

Scanned with OKEN Scanner

saturation

-0 Vo=(V1-V2)

--a the rate bearing from ----- der en line and Transfer ideal o make annual and the statement of descriptions and the co or had have who is the said to be a state of and that is designed for the latest and the first when a work do need dollars were gain loop infinite. Thus many the series of the series are processing and a street training street the always

> V, >V2 then Vo = + Vsat If $V_1 < V_2$ then $V_0 = -V_{SQd}$.

* The olp assume one of the possible states, î.e. +Vsat (or) -Vsat and olp

level, i.e. ± vsod.

and the same time became whose a new

acts as a switch.

±Vsod = ±Vcc

voltage transfer characteristics of practical op-amp; can be greatly increases an op-amp to phility of providing a -ve feedback.

* The old in this stage is not drives into saturation circuit becomes linean manner

Aa 85 -finite - for op-amp 1410 *practically the 5×102 Vo = Aol Vd + Vsat = 2×105 V4 ±15V saturation voltages are ideal characteristics Practical ideal Symbol parameter S.NO op-amp. op-amp Jain JUZI 0 output impedance 2 2 M.I ilp impedance Roza 0 11p offset current 20nA Tios 4. MV Voltage O ilp offset Vios 5, **4**3 IMHZ B.W Bandwidth 6. 90dB 00 CMRR

Scanned with OKEN Scanne

9 ill bias current IB 80nA

rejection ratio

PSRR

O 30.UV/V

Dic characteristics of op-Amp :-

Dc characteristics means to find

1 Input blas current (IB) (2) Input offset voltage (Vios)

3) Input offset current (Ins) (9) Thermal drift

D'Input bias current (IB):

* the ideal op-amp ilp terminals does not drawn any current because of infinite ilp impedance.

* The ilp stage of the op-amp is the dual ilp DA and the ilp terminals one the base terminals of the two transistors.

* whenever both the ilp terminals of an op-amp are grounded, Ideally the olp Voltage should be dero thowever in this condition op-amp shows a small olp voltage. This is due to mismatching present in the internal circuit of an op-amp.


* the mismatching in the transistors are because, of the current present in the ilp terminals.

* The average value of the two currents flowing into the op-amp ilp terminals called input bias current and denotes as IB

$$T_{B} = \frac{T_{b1} + T_{b2}}{2}$$
where,
$$T_{B} \text{ is temperature dependenting } T_{b2}$$

Scanned with OKEN Scanne

Scanned with OKEN Scanner



The olf. voltage is given by $V_0 = T_B K_f$


>> for ICT41 op-amp, the ilp bias current is 80 nA, for BJT the Value of resistance is IMIL

 $V_0 = I_B R_2$

= Bona XI-MA-;

 $V_0 = 80 \text{my}$

For zero ilp. signal, the olp also must be zero but due, to the ilp bias current the olp voltage is 80mV. In mv. This becomes the serious issue. Now the problem can be rectified with the help of compensation resistor Rcomp.



 \rightarrow For proper value of $R_{\rm f}$ the value of V_2 is get concelled with VI and makes the oil as sero.

perivation of Rome resistor t

In generally, we one assuming that $\left(\mathbf{I}_{B}^{\dagger} = \mathbf{I}_{B}^{\dagger} \rightarrow \mathbf{O} \right)$

$$\frac{N}{R_{comp}} = I_B^+ - NC$$

$$T_2 = \frac{V_2}{R_2} \implies (5)$$

$$W\cdot K\cdot \tau \cdot v_0 = v_2 - v_1 \longrightarrow 0$$

Now , for viso then voso

$$V_2 = V_1 = 0$$

$$V_2 = V_1 \longrightarrow 0$$

8),(9),(3)

$$T_{B} = \frac{V_{1}}{R_{1}} + \frac{V_{2}}{R_{F}} = V_{1} \left(\frac{R_{F} + R_{1}}{R_{1}R_{F}} \right) \xrightarrow{\sim} (9)$$

(9).(2) in (1)

$$\mathcal{I}_{B}^{+} : \mathcal{I}_{B}^{\bullet} \Rightarrow \frac{\mathcal{N}_{I}}{R_{COMP}} : \mathcal{N}\left(\frac{R_{I} + R_{F}}{R_{I}R_{F}}\right)$$


$$R_{comp} = \frac{R_1 R_2}{R_1 + R_2} \implies (6)$$

Enput offset current (Fios) in

Bias current compensation will work only when $I_B^+ = I_B^-$. But practically those 2 are not equal and the amount of difference blu I_B^+ and I_B^- is called input offset current

the Up offset current is

Now let us excamine the effect of 11P offset current.



the old voltage of the above CKt, is,

$$N_0 = I_2R_p - N_1 \rightarrow 0$$

$$V_1 = I_B^{\dagger} R_{comp} \longrightarrow (2)$$

Apply KCL at mode 'A'

$$\pi_0 = \pi_0 - \pi_1 \rightarrow 0$$

$$\pi_1 = \frac{4}{8} \rightarrow 0$$

Sub. 2 in 9

$$T_{B} = \frac{T_{B}^{\dagger} R_{comp}}{R} \longrightarrow 6$$

(6) in (3)

$$T_2 = T_0^2 - \frac{T_0^2 R_{comp}}{R_0} - 2C$$

(3), (2) in (3)


$$V_0 = \left(\frac{T_B^+ - \frac{T_B^+ R_{comp}}{R_I} - \frac{T_B^+ R_{comp}}{R_I} \right) R_0 - \frac{T_B^+ R_{comp}}{R_I} - \frac{1}{2} \left(\frac{1}{R_I} \right)$$

To design a 7 network we first pick up


Input offset Voltage (Vias)

* Even though we one providing the compensation small amount of the olp voltage due to there cocist in balance in the op-Amp. unavailable

* to bring the oil voltage as zero we are small amount of ilp voltage at either terminals of op-Amp is called (Vios) and it is shown as below.



Let us examine the effect of the offset voltage inverting and non-inverting op-Amp as follows.



Signal is zero, then both the

when becomes

W.K.T.
$$R_{comp} = \frac{R_1 R_p}{R_1 + R_p} \longrightarrow (8)$$

sub. (8) in (9)

$$V_0 = I_B - \frac{\left(\frac{R_1 R_f}{R_1 + R_f}\right)}{\left(\frac{R_1 R_f}{R_1}\right)} I_B^{\dagger} - I_B^{\dagger} \left(\frac{R_1 R_f}{R_1 + R_f}\right)$$


$$R_1 V_0 = IBR_1 - \left(\frac{R_1 R_P}{R_1 + R_P}\right) IB - R_1 IB \left(\frac{R_1 R_P}{R_1 + R_P}\right)$$

$$= \left(T_B - T_B \right) R_f$$

If the feedback resistor value is IMA and ilp offset current is 200nA for typical 741 OP-Amp using BIT then the OIP, voltage is

$$\sqrt{V_0} = 200 \text{ mV}$$

The some applications it is a serious problem with the olp is measure interms of the mv how the compensation can be provided as reshown below.



Now the designing of the CKt for the Compensation is as follows:

From the circuit, the voltage $V_2 = V_0 \frac{R_1}{R_1 + R_2} \rightarrow 0$

$$V_{2} \left(\begin{array}{c} R_{1} + R_{F} \\ \hline R_{1} \end{array} \right) = V_{0}$$

$$R_{1}$$

$$V_{0} = V_{0} \left(\begin{array}{c} 1 + \frac{R_{F}}{R_{1}} \\ \hline R_{1} \end{array} \right)$$

From circuit,
$$V_{ios} = |V_1 - V_2|$$

$$= |0 - V_2|$$

$$= |-V_2|$$

$$V_{ios} = V_2 \longrightarrow 3$$

$$V_0 = V_{ios} \left(1 + \frac{R_f}{R_1}\right) \longrightarrow 4$$

thermal Drift:

* Drift means a function of temperature.

Bias current, offset current and offset voltage changes with temperature.

*A circuit carefully hulled at 25°C may not remain when the temperature rises to 35°C. This is called drift when the


- # an offset current drift is expressed in najoc.
- * An offset voltage drift is expressed in mule.
- * This indicate the charge in offset for each degree celsius charge in temperature.
- # There one very few circuit techniques that can be used to minimize the effect of drift.
- * Forced air cooling may be used to stabilise the ambient temperature.

A.C characteristics of op-Ampi-

the important A.c. characteristics of op-Amp one
1. Frequency response 2. Slew Rate.

1. Frequency response :

For ideal op-amp the bandwidth is a that means the gain is constant upto infinity but for practical op-amp the gain decreases as the frequincreases.



Let -ixc be the capacitive reactance due to capacitor. From the above fig. to get Vo. apply voltage division rule "V"

$$V_{o} = A_{o}V_{d}\left(\frac{-3x_{c}}{R_{o}-3x_{c}}\right)$$

$$\mathbf{W} \cdot \mathbf{K} \cdot \mathbf{T}$$
. $-\mathbf{j} = \frac{1}{2}$ $/ \times_{\mathbf{C}} = \frac{1}{2\pi f \mathbf{c}}$

let
$$A = -1$$
 2. $\pi_{0}C$

The magnitude of
$$A$$
 is
$$\left\{A_{0L}\left(f\right)\right\} = \frac{A_{0L}}{\sqrt{1+\left(f\right)\left(f\right)}}$$

the phase angle & of A is

$$\phi = -\tan^{-1}\left(\left(f|f_{1}\right)\right)$$

-> from the magnitude it can be seen that

(3) for the freq f<fi

the magnitude of gain is 20 log AoL in dB


(ii) At the freq f=f1

The gain is 3dB down from the dc value of AoL in dB. Thus the freq. fi is called "corner freq" (or) "center/break freq."

(iii) for the freq f>>fi)

the gain roles of at a rate of -2001B for decay.

-> the magnitude response is



freq,


Roll off

 \rightarrow It can further we can seen from the phase charact-eristics.

$$\phi$$
 is -45° at $f = f_1$

$$\phi$$
 is -90° at $f=\infty$

the phase characteristics is shown below




 \rightarrow the voltage transfer function in S. abmain can be written as

the s-domain s=jw

→ A practical op-Amp has no of stages and each stage a capacitive component that transfer function of an op-Amp with 3 break frequency can be assumed as.

$$\theta = \frac{1}{(S+\omega_1)(S+\omega_2)(S+\omega_3)}$$



Slew Rode !-

the slew rode is defined as the miximum rode of change of old voltage with time. Usally the slew rate is expressed in VIMs and is given by

slew rade,
$$S = \frac{dV_0}{dE} \Big|_{max}$$

* The skw rate is caused due to limited charging of the compensating capacitor and current limiting.


* saturation of internal stages of an op-amp when a high freq longe amplitude signal is applied.

* The internal capacitor voltage can not charges inustaneously and is given by


"For large charging rate capacitor should be small (or) charging current should be large. Hence the slew rate for the op-amp whose maximum internal capacitor changing current is known can be obtained as.

Cleus mate:

Consider a circuit using op. Amp having on? (16) Jain as shown below



-) If the ilp is Square wave then the olphas to be Square Dave but this is observed to Centain -frequency of ilp due to Slew Fate of an OP-Amp for a Particular ilp frequency olp gets distorted is shown below



7 Then observing such a distorted waveform on cho then slew hate can be obtained by

Skur Pale Ennhan.

Consider the unity Anin op. Amp Crt with Porty Sinuspidal sip the old must be some as ile

Vi Vin Cin wol

Vo: Vm Sinnel (2)

edifférentiale (5) wy l'1 !hun we get

dvo ... v. (0) Lol (u) (3)

The slow mate is defined as

C - dvo di- max

The Coswet bow manimum value is 1"

-from Ep (3)

= 2Ttfmw Vsec

1 this is the repuised claw sale Equation for distorted

7. The minimum allowable Irequency Im Gos be obtained of

1-1-m = -Sym 12)

-) Thú is also Called -full Power Bandwidth of the op Amp

the Vm is Peak of the olp wave form

I To operate the op-amp in non investing mode of operations the investing terminal should be grounded and the ilp sign


The old voltage is given by Vo= AOL-Vd = AOL (044) Vo = AOLVI -1 from the above Epritis clear that the olp signal is Exactly in Phase w.r.t the Elp Signal. 3. Differential mode operation: To operate the op-amp in differential mode Configuration 2 signal sources VI and V2 are applied to the non-inverting terminal and inverting terminal of op-Amp Respectively Vo= AOL. Vd The old voltage is given by Vo = AOL (VI -VL)

Closed loop operation.

OP-Amp Cannot operate linearly in open-loop mode but
the utility of an op-Amp Can be increases by operating it in
Closed loop mode. The closed loop operation is Possible with
the help of Lordhan

-) In the linear applications of op-amp is always used with -ve-feedback. The -ve-kedback helps in Controlling Jain which other

noise voltage at the sip terminal. The feedback is Provided by adding a sesistor Called - 1 a gesister Called Heedback resister as shown in fig: V2-00 Vo
-feedback resistor -> The feedback is Said to be regative as the feedback resistor Connects the olp to the investing ilp-terminal of the op-Amp. The Jain Resulting with feedback is Called closed bop Jain of the OP-AMP due to -feedback resistance is a reduction in the Bain. - The Closed loop gain is much less the open loop gain Advantages of -ve feedback. 1. It reduces the gain & makes it Controllable 2. It reduces the Possibility of distortion 3. It increases the Bandwidth ine frequency of operation. 4. It increases the Elp resistances of op-Amp 5. At decreases the olp resistances of op-Amp. 6. It reduces the Effects of temperature, Power Supply Jain of the Circuit Modes of operation in closed loop Configuration :-In closed loop Configuration there are 3 Possibilit modes of operation. They are 1. Enverting mode of operation 2. Non investing mode of operation 3 différential mode of operation



The Signal Source is Connected to the non-Investing terminal of optimp. and the -ve terminal is kept grounded through resistance Ri. To achieve the -ve feedback the feedback resistor Rt is Connected Hw vo and investing terminal of the op-Amp. Circuit Analysis:--Apply nodal Epo at node a. Circuit Fin VI = 0, the differential voltage of op-amp VI = 0 the voltage across node a is also Epuils to Dero Va=Vi ___(2) (2) in (1) Vi + Vi-Vo =0 V: (+++)=1 Vo = RITET Acl = 1+ Pt -) The gain of the non-investing OP. Amp is Either Unity Or greater than Unity is given by Proper adjustment of resistance (Rt and R1) 3: Differential operational Amplifier. VI -M

of the op-Amp through the gresistance R1 and Signal Source V1 is Connected to the non-investing teaminal of the op-amp through Vesistance R1 to achieve -ve teedback the feedback resistance R2 is Connected blow Vo and investing learning of op-Amp.

Circuit Analysis

Apply nodal Analysis at node a

i.e Vd = 0 for that Va=Vb

$$\frac{\sqrt[3]{2}}{\sqrt[3]{R_1}} + \frac{\sqrt{A_1}}{\sqrt[3]{R_1}} = 0$$

$$\sqrt{A_1} + \frac{\sqrt{A_1}}{\sqrt{A_1}} = 0$$

Sub @ in 4

$$\frac{V_0}{R_2} = \frac{V_1 - V_2}{R_1}$$


-1 The term of R2 is Called the Join of the operational


3) Negative clipper anthopositive reference vottage:

It clips the negative half aycle of input signal. The clipping level is determined by the reference voltage.

i) when $V_i \in V_{ref}$, the cliede D_i is on the open p walks as voltage follower and olp, $V_0 = V_i$ (till $V_i \in V_{ref}$)

off, the op-amp operates in open loop





Regenerative Comparator (schmitt trigger);

If positive feedback is added to the comparator chuit, gain can be increased greatly.

The circuit is known as schmitt trigger. The input Voltage is feedback voltage at the (+) input terminal.

The input voltage vi triggers the output vo vipe every time it exceeds certain voltage levels.

These voltage levels are called upper Threshold Voltage three (Vin) and lower threshold voltage (Vit). The hysterisis width is the difference between these threshold voltages ie, voltages threshold voltages are calculated as follows.

$$\frac{V_{TP} - V_{ref}}{R_2} + \frac{V_{TP} - V_0}{R_1} = 0$$

$$V_{TP} \left[\frac{1}{R_1} + \frac{1}{R_2} \right] = \frac{V_0}{R_1} + \frac{V_{ref}}{R_2}$$

$$V_{TP} = \frac{V_0 R_2 + V_{ref} R_1}{R_1 + R_2} + \frac{R_1 \cdot R_2}{R_1 + R_2}$$

$$V_{TP} = \frac{V_0 R_2}{R_1 + R_2} + \frac{V_{ref} R_1}{R_1 + R_2}$$

There are two types of triggering pants, Upper triggering point, VI > VOTP , Vo = - Vsat lower triggering point, VIZVLTP, Vo = + Vsat

upper triggering point.,

If
$$V_1 \subset V_{OTP}$$
, $V_0 = + V_{SQL}$

$$V_{UTP} = \frac{R_1 V_{ref}}{R_1 + R_2} + \frac{V_{SQL} \cdot R_2}{R_1 + R_2} \quad V_{UTP}$$


$$V_{LTP}$$

for lower triggering point.


If
$$V_1 > V_{LTP}$$
, $V_0 = -V_{SOA}t$

$$V_{LTP} = \frac{R_1 V_{ref}}{R_1 + R_2} - \frac{V_{SOA}t}{R_1 + R_2} = \frac{V_{SOA}t}{R_1 + R_2}$$
If $V_1 < V_{LTP}$, $V_0 = +V_{SOA}t$

The upper triggering voltage is always greater than lower triggering voltage i.e., VuTP > VLTP




(3)



AC Amplifiers: Inverting and Non-Inverting amplifier responds to both ac and dc signals.

-> One wants to allow only ac signals and blocks of signal. This is provided by "Ac Amplifiers". This is achieved by using an Ac amplifier with a coupling capacitor.

Inverting Ac Amplifier: - consider an ideal op-amp Ib=0; Vd=0



capacitor blocks de components and Ric toms 3dB frequency

Since
$$V_{d}=0$$

 $V_{B}-V_{A}=0 \Longrightarrow V_{A}=V_{B}=0$

Apply KCL at node B., I=I1

$$\frac{V_1}{R_1 + \frac{1}{jwc}} = \frac{-V_0}{R_f}$$

$$\frac{V_0}{V_1} = \frac{-R_{\ell}}{R_{\ell} + \frac{1}{j \omega c}}$$

$$\frac{V_0}{V_i} = \frac{-R_f \cdot j\omega c}{R_i(\frac{1}{R_i} + j\omega c)}$$

To allow frequency 'c' value must be high.

$$\frac{V_0}{V_1} = \frac{-R_f}{R_1} \Rightarrow In this V_1 is only as signal.$$

In s-domain, s=jw

M

$$\frac{V_{0}(s)}{V_{1}(s)} = \frac{-Re}{R_{1} + \frac{1}{jsc}}$$

$$\frac{V_{0}(s)}{V_{i}(s)} = \frac{-R_{f}sc}{1+R_{i}sc}$$

$$= \frac{-R_{f}}{R_{i}} \left[\frac{s}{\beta + \frac{1}{R_{i}c}} \right]$$
where $w_{L} = \frac{1}{R_{i}c}$

$$Now_{i} \frac{V_{0}(s)}{V_{i}(s)} = \frac{-R_{f}}{R_{i}} \left(\frac{s}{s+w_{L}} \right)$$

$$S = jw$$

$$\frac{V_{0}}{V_{1}} = \frac{-R_{f}}{R_{i}} \left(\frac{jw_{i}w_{L}}{jw_{L}w_{L}} \right)$$

$$= \frac{-R_{f}}{R_{i}} \cdot \frac{1}{w_{L}} \left(\frac{j(w_{i}w_{L})}{j(w_{i}w_{L})+1} \right)$$


$$Now_{i} \cdot \frac{V_{0}}{V_{i}} = \frac{-R_{f}}{R_{i}} \left[\frac{j(\frac{1}{f(f_{i})})}{1+j(\frac{1}{f(f_{i})})} \right]$$
At Respect to the second sec

At frequency $f=f_L$, the corresponding gain is given by $\frac{V_0}{V_1} = \frac{R_F}{R_1} \left[\frac{J}{I+1} \right]$

Now
$$\left| \frac{V_0}{V_f} \right| = \frac{R_f}{\sqrt{a}R_f}$$


Thus from above equation, we can conclude that the magnitude of gain is reduces to 3 dB from its highest value.

Non-Inverting A.C Amplifier:



-> Hence resistance R2 is added to provide [flow of dc component] to the ground towever, this reduces the overall itp impedance of the amplifies which now becomes approximately R2.


-> The problem of low ilp impedance is eliminated by connecting a capacitor is as shown in the below figure.



-> Capacitor & is large enough to act as short circuit to the

-> +ve terminal and node 'n' will be at the same potential, so signals. that Rz corriers almost no current. Hence, the circuit will have extremely high 11p impedance

Ac voitage follower (Ac voitage Buffer):



-> This circuit used as a buffer to connect a high impedance signal source and a low impedance load which may be

-> the capacitor 4 and 62 are choosen high so that they are that circuited at all frequencies of operation.

3

-> The resistors R and R provide a path for ac input current into the non-inverting terminal.

-> The capacitor (2 acts as a boost strapping capacitor and connects the resistance R1 to the olp terminal for the operation -> Hence, the ilp terminal for the operation

approximately R1 (according to Miller's theorem)

.. The circuit is voltage follower AcL=1

ilp impedance =
$$\frac{R_1}{1-1}$$


= 00 == very high.

9

- 1) Voltage -follower
- 2) summing amplifier
 - a) Investing summing amplifier
 - 6 Non-Inverting summing amplifier
 - c) subtractor

2) Summing amplifier;

a) Inverting summing amplifier



VA=0 (By virtual ground concept)

Apply nodal analysis, kul at node A,

$$\frac{V_{A}-V_{0}}{R_{1}} + \frac{V_{A}-V_{1}}{R_{1}} + \frac{V_{A}-V_{2}}{R_{2}} = 0$$

$$\frac{-V_0}{R_f} - \frac{V_1}{R_1} - \frac{V_2}{R_2} = 0$$

$$V_0 = -R_f \left(\frac{U_1}{R_1} + \frac{V_2}{R_2} \right)$$

If $R_1 = R_2 = R_f = R$ then it is adder.

if RI=R2=R and R*Rf then it is an inverting amplifier.


$$R_1 = R_2 = R_L = R \implies V_0 = -(V_1 + V_2) \implies Adder$$

$$R_1 = R_2 = R$$
 and $R_f \Rightarrow R$ then $V_0 = -\frac{R_1(V_1 + V_2)}{R_1}$


Ly Inverting Amplifier.

Roblems

1. Find the output voltage of the below circuit.




& Find the old voltage of the below circuit.



:.
$$V_0 = -\frac{R_F}{R_1}(V_1 + V_2) = -\frac{60K}{1K}(-5-5)$$

3. Find the olp voltage of below circuit.



$$\frac{-\frac{V_0}{60K} + \frac{5}{1K} + \frac{5}{10K} = 0}{-\frac{V_0 + 300 + 30}{60K} = 0}$$

b) Non-Inverting summing amplifier

(8)

when the input signals are added & given to non-investing terminal of opening then it is called as Non-Investing.

$$V_{d} = V_{B} - V_{A}$$

$$V_{d} = 0 \implies V_{B} = V_{A} \longrightarrow 0$$

Addy voltage division rule,

$$V_A = \frac{V_0 \cdot R_1}{R_1 \cdot R_1} \longrightarrow (2)$$

Apply modal analysis at B., V3.

$$V_{B} = V_{A} \rightarrow 0$$
 $V_{B} = V_{A} \rightarrow 0$
 $V_{B} = V_{A} \rightarrow 0$
 $V_{A} = V_{A} + V_{A}$

$$\frac{V_{B}-V_{1}}{R_{2}} + \frac{V_{B}-V_{2}}{R_{3}} + \frac{V_{B}-V_{3}}{R_{4}} = 0$$

$$\frac{V_{B}}{R_{2}} \left(\frac{1}{R_{2}} + \frac{1}{R_{3}} + \frac{1}{R_{2}} \right) = \frac{V_{1}}{R_{2}} + \frac{V_{2}}{R_{3}} + \frac{V_{3}}{R_{4}}$$

$$\frac{V_{B}}{R_{2}} \left(\frac{V_{1}}{R_{2}} + \frac{V_{2}}{R_{3}} + \frac{V_{3}}{R_{4}} + \frac{V_{3}}{R_{4}} + \frac{V_{3}}{R_{4}} \right) = 0$$

$$\frac{V_{B}-V_{1}}{R_{2}} + \frac{V_{B}-V_{2}}{R_{3}} + \frac{V_{2}}{R_{3}} + \frac{V_{3}}{R_{4}}$$

$$\frac{V_{B}}{R_{2}} + \frac{V_{1}}{R_{2}} + \frac{V_{2}}{R_{3}} + \frac{V_{3}}{R_{4}}$$

$$\frac{V_{1}}{R_{2}} + \frac{V_{1}}{R_{3}} + \frac{V_{2}}{R_{3}} + \frac{V_{3}}{R_{4}}$$

$$\frac{V_{1}}{R_{2}} + \frac{V_{2}}{R_{3}} + \frac{V_{3}}{R_{4}}$$

$$\frac{V_{2}}{R_{3}} + \frac{V_{1}}{R_{3}} + \frac{V_{2}}{R_{4}}$$

$$\frac{V_{3}}{R_{4}} + \frac{V_{1}}{R_{3}} + \frac{V_{2}}{R_{4}}$$

$$\frac{V_{2}}{R_{3}} + \frac{V_{1}}{R_{4}} + \frac{V_{2}}{R_{3}}$$

$$\frac{V_{2}}{R_{3}} + \frac{V_{1}}{R_{4}}$$

$$\frac{V_{3}}{R_{4}} + \frac{V_{2}}{R_{3}} + \frac{V_{3}}{R_{4}}$$

$$\frac{V_{3}}{R_{4}} + \frac{V_{4}}{R_{3}} + \frac{V_{1}}{R_{4}}$$

$$\frac{V_{1}}{R_{2}} + \frac{V_{2}}{R_{3}} + \frac{V_{1}}{R_{4}}$$

$$\frac{V_{2}}{R_{3}} + \frac{V_{1}}{R_{4}}$$

$$\frac{V_{2}}{R_{3}} + \frac{V_{1}}{R_{4}}$$

Equate (2) & (3) from (1).

$$V_0 = \frac{R_1}{R_1 + R_f} = \frac{\left(\frac{V_1}{R_2}\right) + \left(\frac{V_2}{R_3}\right) + \left(\frac{V_3}{R_4}\right)}{\frac{1}{R_2} + \frac{1}{R_3} + \frac{1}{R_4}}$$

$$V_{0} = \left(\frac{\frac{V_{1}}{R_{2}} + \frac{V_{2}}{R_{3}} + \frac{V_{3}}{R_{4}}}{\frac{1}{R_{2}} + \frac{1}{R_{3}} + \frac{1}{R_{4}}} \right) \cdot \left(\frac{R_{1} + R_{1}}{R_{1}} \right)$$

Assume $R_2 = R_3 = R_4 = R$

$$V_{0} = \left(1 + \frac{R_{f}}{R_{I}}\right) \left[\frac{V_{1}/R_{I} + V_{2}/R_{I} + V_{3}/R_{I}}{V_{R} + V_{R} + V_{R}} \right]$$

$$V_0 = \left(1 + \frac{R_F}{R_I}\right) \left(\frac{V_1 + V_2 + V_3}{R} \times \frac{R}{3}\right)$$

$$V_0 = \left(1 + \frac{R_f}{R_1}\right) \left(\frac{V_1 + V_2 + V_3}{3}\right)$$


Assume
$$1+\frac{R_f}{R_1}=3 \implies R_f=2R_1$$

$$V_0=(V_1+V_2+V_3)$$

This equation indicates non-inverting summing amplifier costs difference amplifier -

similar to the summer circuit, the subtraction of two input voltages is possible with the help of op-amp circuit, called subtractor. We difference amplifies circuit.

-> The circuit diagram is shown below.



The circuit analysis can be ovo done in two ways.

1) deper position Theorem.


Inorder to find the relation between the inputs & autputs, use superposition principle.

According to this, from the circuit the output voltage is given as $V_0 = V_{01} + V_{02}$, where V_{01} is the output voltage of the circuit when V_1 is present and V_2 is grounded (0).

 V_{02} represent the output voltage of the circuit when v_2 is present and V_1 is grounded (0).


case (i) 1- V_1 is present and $V_2 = 0$

The circuit books like inverting amplifier, for inverting $V_1 = W_1$ amplifier, the output voltage is $V_0 = -\frac{R_f}{R_1} V_9$.



1

The circuit looks like non-inverting the autput voltage is



Apply voltage division rule.,

$$V_{02} = \left(\frac{R_1 + R_f}{R_1}\right) \left(\frac{V_2 \cdot R_f}{R_1 + R_f}\right)$$

$$V_{0} = \frac{V_{2} \cdot R_{f}}{R} \rightarrow 2$$

Total output voltage, Vo=Vo+Vo2

$$V_0 = -\frac{R_f}{R_1} \cdot V_1 + \frac{V_2 \cdot R_f}{R_1}$$

$$V_0 = \frac{+R_F}{R_I} \left(V_2 - V_I \right)$$

$$R_f > R_1$$
., $V_0 = \frac{R_f}{R_1} (V_2 - V_1) \Rightarrow$ Difference amplifier.


2) Wodal Analysis

Apply modal analysis at node A, 1,0 - M

$$\frac{V_{P}-V_{I}}{R_{I}}+\frac{V_{P}-V_{o}}{R_{f}}=0$$

$$V_A\left(\frac{1}{R_1} + \frac{1}{R_f}\right) = \frac{V_1}{R_1} + \frac{V_0}{R_0}$$

$$A = \frac{1 \times 1}{1 \times 1} \frac{1 \times 1}{1 \times 1} \frac{1 \times 1}{1 \times 1} \frac{1 \times 1}{1 \times 1}$$



$$V_A = \frac{V_1 R_1 + V_0 R_1}{R_1 + R_0} \rightarrow 0$$

Apply nodal analysis at node B,

Apply modal analysis at mode B.,

$$\frac{V_B - V_2}{R_1} + \frac{V_B - V_0}{R_F} = 0$$

$$\frac{V_B}{V_B} \left(\frac{1}{R_1} + \frac{1}{R_1}\right) = \frac{V_2}{R_1} + \frac{V_0}{R_F}$$

$$\frac{V_B}{V_B} = \frac{V_2 R_f + R_1 V_0}{R_1 R_F} \cdot \frac{R_1 \cdot R_F}{R_1 + R_F}$$

$$\frac{V_B}{R_1 \cdot R_F} = \frac{V_2 \cdot R_f}{R_1 + R_F}$$

$$\frac{V_B}{R_1 + R_F} = \frac{V_2 \cdot R_F}{R_1 + R_F}$$

$$\frac{V_1 R_f - V_2 R_f}{R_1 - V_2 R_1} = \frac{V_2 \cdot R_F}{R_1 + R_F}$$

$$\frac{V_1 R_f - V_2 R_f}{R_1} = -V_0 R_1$$

$$\frac{R_f}{R_1} = \frac{V_0}{V_2 - V_1}$$

$$\frac{V_0 = \frac{R_f}{R_1} (v_2 - V_1)}{V_2 - V_1}$$


problems 1-


1. Find the difference voltage for the following circuit

Sol:-

Il resistor values are equal.

$$V_0 = V_2 - V_1$$
 $V_0 = -5 - (-5)$
 $V_0 = 0V$







Rf

consider hyerting amplifier - VI o WM

$$V_0 = -R_f \left(\frac{-V_1}{R_1} - \frac{V_2}{R_2} \right)$$

$$V_0 = R_f \left(\frac{V_1}{R_1} + \frac{V_2}{R_2} \right)$$

Assume
$$R_f = 10$$

$$R_1 = 1\Omega$$
 | $R_1 = 1 \times \Omega$
 $R_1 = R_2 = 2\Omega$ | $R_1 = R_2 = 2 \times \Omega$

RI


casecli):- consider non-inverting amplifier


$$V_{8} = (1 + \frac{R_{f}}{R_{3}}) \left(\frac{(V_{1}/R_{1}) + (V_{2}/R_{2})}{V_{1} + V_{1}} \right)$$
 $V_{2} = (1 + \frac{R_{f}}{R_{3}}) \left(\frac{(V_{1}/R_{1}) + (V_{2}/R_{2})}{V_{1} + V_{2}} \right)$
 $V_{2} = (1 + \frac{R_{f}}{R_{3}}) \left(\frac{(V_{1}/R_{1}) + (V_{2}/R_{2})}{V_{2} + V_{2}} \right)$


compare with $V_0 = \frac{V_1 + V_2}{2}$

$$\left(\frac{1+\frac{R_1}{R_1}}{R_1}\right)=1$$
; $R_1=R_2=1$ KD

$$\frac{R_4}{R_3} = 0 \implies R_4 = 0$$







3 Find the output voltage of below circuit.

Apply nodal analysis


at node A.,

$$\frac{V_{A}-10}{306}+\frac{V_{A}-0}{306}=0$$

$$V_{A}\left(\frac{1}{10K} + \frac{1}{30K}\right) = \frac{10}{10K}$$

$$V_{A}\left(\frac{10}{4} + \frac{1}{40}\right) = 1$$

$$V_A = \frac{300}{40} \longrightarrow V_A = \frac{30}{4} V$$



(d) Apply voltage division whe,

$$V_{A} = \frac{10 \times 30 \text{ K}}{10 \text{ K} + 30 \text{ K}} = \frac{30}{4} \text{ V}$$

Apply nodal analysis at node B.,

$$\frac{V_{B}+15}{90K} + \frac{V_{B}-V_{0}}{100K} = 0$$

$$V_{B}(\frac{1}{90K} + \frac{1}{100K}) = \frac{-15}{90K} + \frac{V_{0}}{100K}$$

$$V_{B}\left(\frac{100+90}{90(100)}\right) = \frac{-15}{90} + \frac{V_{0}}{100}$$

$$\sqrt{B}\left(\frac{190}{90(100)}\right) = \frac{V_0}{100} - 0.166$$

$$V_B = \left(\frac{V_0}{100} - 0.166\right) \frac{1}{0.021}$$


$$\frac{30}{4} = 0.4733\% - 7.856$$

Differentiator: The civalit which produces the differentiation (1) of the input voltage at its output is called differentiator.

-> The differentiator circuit which doesnot use any active device called passive differentiator.

-> The differentiator circuit which using an active device like op-amp is called an active differentiator

Ideal op-amp Active differentiator-



The node B is grounded. The mode A is also at ground potential.

Apply KCL at node A-,

$$V_A = 0$$

$$c_1 \frac{d(-V_i)}{dt} = \frac{V_0}{R_p}$$


The product Reci is called time constant of the differentiator.

The negative sign indicates that there is a phase shift of 180° between input and output.

Input-autput waveforms of differentiator:

Assume Reci =1

Tistep the signal:




ii) Square input signal >-

$$V_i(t) = A O < t < T/2$$

 $-A T/2 < t < T$

-> The differentiator behaves similar to its behaviour to stop input.

iii) Since wave input signal 1-




Vi(t)= A for t >0

Now
$$V(t) = -\frac{dV(t)}{dt} = -\frac{d(A)}{dt}$$

-> The step input takes a finite time to volts

-> Due to this finite time, the differentiated output is non-zero but appears in the farm of a spike at t=0



$$V_i(t) = V_m \sin \omega t$$
 $V_0(t) = -\frac{d}{dt} V_i(t)$
 $V_0 = -\frac{d}{dt} (v_m \sin \omega t) = -V_m \cos \omega t$

At $t = 0$, $V_0(t) = -V_m \omega$

$$t = T/4., V_0(t) = 0$$

 $t = T/2., V_0(t) = V_m \omega$

frequency response of Ideal differentiators

12

we know that the output voltage of ideal differentiator's given as $V_0(t) = -R_F(i) \frac{dV_i(t)}{dt}$

Apply laplace transform.

Now, Gain of the differentiator is

$$\frac{V_0(s)}{V_i(s)} = -R_{\xi}(i(j\omega)) \quad (is=j\omega)$$

$$A = \frac{V_0(j\omega)}{V_1(j\omega)} = -j R_1 C_1 2\pi f$$

To obtain the frequency response, the magnitude of gain is

$$A = \left| \frac{V_0(j\omega)}{V_1(j\omega)} \right| = \left| -j\omega R_{f} c_1 \right| = \left| -j R_{f} c_1 \sum_{i=1}^{n} |f_i|^2$$

A = 2TH Reg


let, fa is the frequency at which gain becomes odB.

.. A can be written as, A = flfa


-> Gain in dB = 20 log A = 20 log (+/fa)

It feta., A indB is -Ve

Disadvantages 1-



- 1. Gain in dB increases at higher frequencies, which means the op-amp output goes to saturation means going to oscillate ic, system is unstable.
- a. At very high frequencies, $x_c = 0$ It allows high frequency noise components and also amplifies it greatly.



Is the fip current of op-amp's zero, there is no current at node A. Then $V_A=0$

Circuit Analysis:

Apply KCL at mode B.,

$$\frac{V_i(s)}{R_l + \frac{1}{sc_1}} = \frac{-V_o(s)}{R_p} - \frac{V_o(s)}{V_s \ell_f}$$

$$V_{S}(S) \left(\frac{1}{R_{f}} + SC_{f} \right) = -\frac{V_{I}(S)}{1 + R_{I}SC_{I}}$$

Now,
$$\frac{V_0(s)}{V_i(s)} = \frac{-sqR_p}{(ftsR_{ci})(itsR_{fci})}$$

11 RICI = RICF

$$\frac{V_0(s)}{V_1(s)} = \frac{-s(_1R_f}{(_{1+sR_1(s)})^2} \rightarrow ()$$

Here Rea >> Ria (8) Rece but Rea <<T

Now eq. (1) becomes.,

No(s) = - SRf(1 V1(s) (: denominator is ignored)

$$V_0(t) = -R_{\xi}(1 \frac{d}{dt} v_i(t))$$

: It acts as a differentiator.

$$W-K.T., \frac{V_0(s)}{V_1(s)} = \frac{-sc_1R_f}{(1+sR_1C_1)^2} C R_1C_1 = R_f(c_f)$$

$$\frac{V_0(j\omega)}{V_1(j\omega)} = \frac{-j\omega C_1R_2}{(1+j\omega R_1(1)^2)} = \frac{-j\omega T_1R_2C_1}{(1+j\omega T_1C_1)^2}$$

let
$$f_b = \frac{1}{2\pi R_1 C_1}$$
; $f_a = \frac{1}{2\pi R_2 C_1}$


Now,
$$\frac{V_0(j\omega)}{V_1(j\omega)} = \frac{-j(f_{+}\omega)}{(1+j(f_{+}\omega))^2}$$

Now, the magnitude is given as,

$$A = \left| \frac{V_0(j\omega)}{V_1(j\omega)} \right| = \left| \frac{-j(flea)}{(1+j(fleb))^2} \right|$$

Now, gain in dB = 20 log₁₀ A = 20 log₁₀
$$\left(\frac{(f|f_a)}{(f|f_b)^2}\right)$$

WKIT, REG>> RICI, we can write facto



Advantages :-

1. At high frequencies, gain is limited. So, circuit is stable.


2 Due to RiG and Rece combination, high frequency noise is just reduced.

Design of practical differentiates

1. Choose to as max trequency of input signal

3
$$f_b > f_a \Rightarrow |f_b = 10 f_a$$

problem: Design practical differentiator which differentiates the ilp sinusoidal with fmax = 200 Hz.



Soli- Given fa=200 Hz, let G=14F

$$\frac{1}{2\pi R_1 G} = 200 \implies R_f = \frac{1}{2\pi x} = 795.771$$

$$-1_{b} = \frac{1}{2\pi R_{1}G} \Rightarrow R = \frac{1}{2\pi x_{1} + x_{2} + x_{3}} = 49.57 \Omega$$

$$R_{f}(f = R_{i}G) = G = \frac{R_{i}G}{R_{f}} = \frac{79.57x_{i}M}{795.77}$$

2) Design the practical differentiator whose frequency is IKH2 (4) -fa= 1KH2 => fb=10(fa) 3×1:


$$R_1 = \frac{1}{2\pi x \, i0^6 x \, lox \, lo}^3$$

$$R_{comp} = R_{1} | R_{2}$$

$$= 2529.69$$

$$175$$

R1 = 15.92 G=9.78x108nF=009nF



Integrator: The output voltage is the integral of input voltage is referred as integrator

1) passive integrator

= 14.45-2

The circuit using passive elements referred as passive Integrator.

2) Active Integrator


The circuit using active elements is referred as active Integrator.

Ideal Integrator (Active) Circuiti-

Apply kal at mode A,

$$I = I_1$$

$$\frac{V_1 - V_A}{R_1} = \frac{d}{dt}(V_A - V_0) C_f$$



$$\frac{V_1}{R_i} = -C_f \frac{d}{dt} V_0.$$

$$V_0 = \frac{-1}{R_1 C_4} \int_0^L V_0(t) dt \implies V_0 = \frac{-1}{R_1 C_4} \int_0^L V_0(t) dt$$


Refe is the time constant of the integrator

Rp(p>>7

Vox JV; dt means it acts as basic integrator circuit.

Input & Output Wave-forms 1-

1) step input signal.



Assume Recp =1

Now,
$$v_0(t) = \int_0^t v_i(t) dt$$

= $-A \int_0^t dt = -A(t)^t$

Thus, the old wave-form is a straight line with the slope of -A.


11) Equare wave input signal +


$$V(t) = \begin{cases} A & O < t < T/2 \\ -A & T/2 < t < T \end{cases}$$

Note,
$$V_{ACE} = -\int_{0}^{t} V_{i}(t) dt$$

$$= -\left[\int_{0}^{t} Adt + \int_{0}^{t} -Adt\right]$$

111) Sine wave input signal:





 $V_1(t) = V_m \sin \omega t$ $No\omega$, $V_0(t) = -\int V_p(t) dt$ $= -\int V_m \sin \omega t dt$ $V_0(t) = -\int V_m (-\cos \omega t)$ $V_0(t) = V_m \cos \omega t$

frequency Response of Heal Integrators

$$WKT.$$
, $V_0 = \frac{-1}{R_1 c_4} \int V_i(t) dt$

Apply laplace transform, we get

$$\frac{V_0(S)}{V_1(S)} = \frac{-1}{SR_1C_{\mathbf{E}}}$$


Now, gain of integrated is
$$\frac{V_0(j\omega)}{V_1(j\omega)} = \frac{-1}{R_1(\epsilon_2)Tf}$$

Now gain,
$$A = \frac{-f_a}{P}$$

The magnitude of the gain is $A = \left| \frac{f_a}{f} \right| = \frac{f_a}{f}$ Gain in dB=20 log (-falf)

At
$$f = 0$$
 —) gain in $dB = \infty$

$$f = f_a = gain in dB = odB$$



Disadvantages 1-

1. For ott3 = 1 gain is 00. It tip is not applied, due to ilp offset voltage, ilp bias ourrent, the olp is very high (error olp).

2. If ilp is applied, olp is not an exact integration of input due to vios and Ib.

3. Bandwidth is very less So, it is used as integrator to limited frequencies only.

-> To overcome this, we use practical integrator

practical Integrator +

The difference voltage, Vd=0

Apply nodal analysis at A.,

$$\implies -V_0\left(\frac{1}{R_1} + SC_{\frac{1}{2}}\right) = \frac{V_1}{R_1}$$

$$V_o(s) = \frac{-V_i(s)}{R_i(1+s\zeta_i R_p)}$$

$$V_0(s) = \frac{-V_p(s)}{\frac{R_1}{R_p}(1+Sc_pR_p)}$$

$$V_0(s) = \frac{-V_1(s)}{\frac{R_1}{1R_4} + sc_4R_1}$$

consider
$$R_1 >> R_1 >> 1 \implies \frac{R_1}{R_1} >> 1 \implies \frac{R_1}{R_1} << 1$$

$$V_0(S) = \frac{-V_1(S)}{1+SC_{\frac{1}{2}}R_1}$$

Apply inverse laplace transform.,

$$V_0(t) = \frac{-1}{R_1 C_1} \int V_1 dt$$


Input-output wave-18 ms of practical Integratori-

It is same as edeal integrator

-figuency Response of practical integratori-

The output voltage of practical integrator in s-domain is given as

$$V_0(S) = \frac{-V_1(S)}{\frac{R_1}{R_2} + 1 + S C_1 R_1}$$



$$V_{\delta}(s) = \frac{-R_F V_1(s)}{R_1(1+SC_FR_F)}$$

$$A = \frac{V_0(S)}{V_1(S)} = \frac{-R_P}{R_1(1+j)2\Pi_P^2 R_P^2(C_P^2)}$$


fb> fa.,

$$A_1 = \frac{-R_1}{R_1(1+j(f(fa)))}$$

$$|A_1| = \frac{(R_f(R_1))}{\sqrt{1+(f_1f_0)^2}}$$

f≥fa., All > decreases

$$f=\infty$$
, $|A_1|=0$



-> Fox pure integrator, gain is straight line. So, it is also called as "Lossy Integrator".

Applications;

- 1. In analog computers.
- a. ADC'S
- 3. In wave shaping circuits.
- 4. To generate ramp signals.

steps to design practical integratori-1. select to as maximum input -frequency. 2. As fb>fa, choose fb is 10fa., fb=10fa ta = 16 3 Finding of Ry and Ri, fb=10 fa 2TI RICE 2TI RECE R4 = 10 R1 choose RIZIOKA 4. Consider $t_b = \frac{1}{2\pi R_f C_f} \implies C_f = \frac{1}{2\pi R_f f_b}$ 5. Roomp = RI//Ry problems 1-1. Design lossy integrator with dc gain = 10 which integrates the Square input with frequency 10 KH2 <u>soli-</u> de gain =10 20 log (PalR1) = 10 $R_4 = R_1 10^2 = 3.16 R_1$ let R1=10KD., Rp = 81.6 KD From PRI // RA choose fa=10 KH2; fb= fa = 1KH2 2TIRECE = IK C-(=1 2T(R_OK) = 5.03 n F

Rcomp = RILRY

9) Find the Values of R, and Rx. Given gain indis = todo
$$g$$
 (1)

gain is decreased by 3dB at $f=1.5$ kH g ; $C_1=0.14$ fr.

Sol:— At $f=0$ H g ., $20 \log \left(\frac{R_1}{R_1}\right) = 40$

$$\frac{R_1}{R_1} = 100$$

$$3dB gain., 37 = 20 \log \left(\frac{100}{\sqrt{1+(1.5 K_1 R_1)^2}}\right)$$

$$10^{1.85} = \frac{100}{\sqrt{1+(1.5 K_1 R_1)^2}}$$

$$\frac{1}{10} = \frac{100}{\sqrt{1+(1.5 K_1 R_1)^2}}$$
3. Design a practical integrator whose frequency is $10KH_2$.

Sol:— $f_0 = 10 KH_2$:—
$$f_0 = \frac{1}{10} \implies f_0 = 1 KH_2$$

$$R_1 = 10 R_1$$

$$1et R_1 = 4K\Omega ., R_1 = 10 \times 9 K\Omega$$

$$R_2 = 90K\Omega$$

$$C_1 = \frac{1}{211} \frac{1}{R_1} \frac{1}{10} \implies C_2 = \frac{271 \times 100 \times 10^3 \times 10^3}{211 \times 100 \times 10^3}$$

$$C_3 = \frac{1}{211} \frac{1}{R_1} \frac{1}{10} \implies C_4 = \frac{1}{211} \frac{1}{R_1} \frac{1}{10}$$

$$= \frac{1}{211} \frac{1}{R_1} \frac{1}{10} \implies C_4 = \frac{1}{211} \frac{1}{R_1} \frac{1}{10}$$

$$= \frac{1}{211} \frac{1}{R_1} \frac{1}{10} \implies C_4 = \frac{1}{211} \frac{1}{R_1} \frac{1}{10}$$

$$= \frac{1}{211} \frac{1}{R_1} \frac{1}{10} \implies C_4 = \frac{1}{211} \frac{1}{R_1} \frac{1}{10}$$

$$= \frac{1}{211} \frac{1}{R_1} \frac{1}{10} \implies C_4 = \frac{1}{10} \frac{1}{10} \frac{1}{10} \implies C_4 = \frac{1}{10} \frac{1}{10} \frac{1}{10} \implies C_4 = \frac{1}{1$$

4. And the value of R, and Rp of integrator so that the peak gain is 20018 and the \$dB gain from its peak occur at w=10,000 rad/sec. capacitos of value or our . Given G = voluf +At 1=0=1 w=0 = dc gain = 20dB At w=10,000 rad/sec., 3dB gain = Max gain - 3dB = 20dB-3dB = 1798. ∞ gain = 20 log $\frac{Rf}{Ri}$ 20 = 20 log (Rf/R1) 1 = log10 (R/R1) $R_{t} = 10R_{1}$ \longrightarrow $R_{t} = \frac{R_{t}}{10}$ 3dB gain = 20 wg (R/1+w2R2CP) $17 = 20 \log \left[\frac{R_f}{R_f} \frac{R_f}{1 + (104)^2 R_f^2 (0.014)^2} \right]$ $\frac{17}{20} = \log \left[\frac{10}{\sqrt{1 + 10^8 R_0^2 \cdot 10^{-16}}} \right]$ $0.85 = \log \left(\frac{1}{\sqrt{1 + R_f^2 \cdot 10^{-8}}} \right)$ lug 10 - lug / 1+ R\$ 10 8 = 0,85 $\frac{1}{2}\log(1+10^{-8}R_{1}^{2})=\frac{3}{20}$ 1+10-8 R1= 100-3 108 Rf = 1.99-1 Rx 104 = 10.99

Rt = 9.94 KD => R = 0.9 KD

Soli- Apply nodal analysis at note A.,

$$\frac{V_{A}-V_{i}}{R.}+\frac{V_{A}-O}{V_{SC}}=0$$

$$V_A(\frac{1}{R} + SC) = \frac{V_i}{R} \implies V_A = \frac{V_i}{R} \cdot \frac{R}{1+SC}$$

At node B.)
$$\frac{V_B-0}{R} + \frac{V_B-V_0}{V_{SC}} = 0$$

$$V_{B}(\frac{1}{R} + SC) = \frac{V_{o}}{Y_{SC}}$$

$$V_0 = \frac{1}{SRC} V_1$$

Apply inverse laplace transform.,

6. Consider the integrator of type lossy whose component values are given as $R_1 = 10 \, \text{KL}$, $R_f = 100 \, \text{KL}$, $C_f = 100 \, \text{F}$. Determine the lower frequency limit of integration of study the response of input Signal. P) sine wave whose amplitude is 14 of frequency is 5 kHz.


11) step input

111) Square wave

Soli Given R= 10 KD, Rf=100 KD, Cf=107

$$f_a = \frac{1}{2\pi R_p C_p} \Rightarrow f_a = \frac{1}{2\pi \kappa_1 o^5 \kappa_1 o^9 \kappa_1 o}$$

i) sine wave, Amplitude = 14 frequency= 5 KHZ w=aTTf $\omega = \mathfrak{M}(5K)$ w= 81.4 KH2 output of practical integrator, $V_0(t) = \frac{-1}{R_1 c_R} \int V_1(t) dt$ $V_0(t) = \frac{-1}{(lok)(lon)} | sin (31.4k) t dt$ Vo(t) = cos (31.4K) t (31.4K) (0.1) 4,16 -0.318V



11) Step input, Ye = IV


consider oftensms

Vo at t=0.3 ms is
$$V_0 = \frac{1}{R_1 c_F} \int_{1.0}^{0.3 ms} \frac{0.3 ms}{0}$$

$$V_0 = \frac{-1}{(lok)(1000f)} \times (t)$$

No = -10 x0.3x103

 $V_0 = -3V$ The output voltage is rampfunction., IV




(19)

IV peak Square wave

$$V_1 = \begin{cases} |V| & 0 \le t \le 0.1 \\ -iV & 0 : 1 \le t \le 0.2 \text{ ms} \end{cases}$$

The cultruit of each of these half periods will be ramps as seen above for step inputs, thus the expected of waveform will be triangular wave.



V-I convertor (voltage - current convertor):


In voltage to current convertor, the output load current is proportion to the input voltage

-> According to the connection of load, there are 2 types of V-I convertor

- 1. Voltage to current convestor with floating load.
 - a Voltage to current convertor with grounded wad.
- -) It is also called as Transconductance amplifier.


1. Voltage to current convertor with floating loads

-> As input (voltage) current of op-amp is zero



-AThus, the load current is proportional to the input voltage and circuit walks on voltage to current converter.

8. Voltage to current converter with grounded load in



The shown in above figure, one end of the load impedance Zils arounded It is also known as "thowland aurent Converter".

VA = VB (: (VB-VA)=0)

Apply kal at mode A., I, + I2 = IL

ILR = V1+V0-2VA

F31 Investing amplifies, the $V_0 = \frac{V_1 + V_0 - I_L R}{2} \rightarrow 0$ $= \left(1 + \frac{R}{R_1}\right) V_A$ $= \left(1 + \frac{R}{R}\right) V_A = 2 V_A$

Vo = 24 → 2


substitute the value of VA in eq. (1),

$$\frac{V_{R}}{R} = \frac{V_{1}}{2} = \frac{V_{1}}{2} + \frac{V_{2}}{R}$$

$$\frac{I_{L}R}{2} = \frac{V_{1}}{2}$$

$$I_{L} = \frac{V_{1}}{R}$$

since R is constant, ILXV, Current(I) to Voltage (V) converter:



 \rightarrow In this, the olp voltage is proportional to its input awant. \rightarrow It accepts an Up (voltage) current Is and produces an output voltage, Vo such that $V_0 = AI_8$.

where A is the gain of the circuit.

(20)

-> since A is measured in ohms Because of this, I-V converters are also called transvesistance amplifier.

Circuit Analysist
$$V_{B}=0$$

$$V_{B}=V_{B}=0$$

$$V_{A}=V_{B} \qquad \text{Since } V_{A}=0 \implies V_{B}=0$$

$$V_{B}=V_{B} \qquad V_{B}=V_{B} \qquad V_{B}=0$$

$$V_{B}=V_{B} \qquad$$

The output voltage is proportional to the input current by the circuit walks as a current to voltage converter.

-> This circuit also referred as cultent controlled voltage source.

→ glf the resistance in the circuit is replaced by the impedance, I the circuit is called trans-impedance amplifier.

(Basic) logarithmic Amplifier:

The voltage (output) of logasithmic amplifies is

Voa log (Vi)

(81) VoxIne(V1)

Basic lagarithmic circuit:

The difference Voltage, Vd=0

VA =O


Since transistor the base

terminal is grounded implies

I and I are equal.

The diode current equation

where I_s represents veverse saturation current and its value is $10^{-13}A$.




$$V_0 = \frac{-(1.38 \times 10^{-23} \times 300)}{1.60 \times \times 10^{19}} \ln_{e} \left(\frac{V_1}{10^{-13} \times 10^{3} \times 10^{3}} \right)$$

$$V_0 = -0.0258 \ln_{e} \left(\frac{V_1}{10^{-19}} \right)$$

cohen $V_1 = 5mV$ then $V_0 = -0.397V$ cohen $V_1 = 50mV$ then $V_0 = -0.45V$

Instrumentation Amplifier =

The Instrumentation amplifies is mostly used in industrial applications in order to measure the change in physical quantities (Temperature, humidity, intensity...)



The basic chaut of instrumentation amplifies is a difference

Desive—the curlput voltage some

as difference amplifies output


Voltage.

At V1 terminal, the 1/p impedance

is R1.84 At V3 terminal, the 1/p

impedance is R1+R1.

Since the instrumentation amplifies is used in middle of past. It has to provide high input impedance and low output impedance with the use of difference amplifies it does not provide high input impedance. In order to provide high input impedance, a high impedance buffers are used before 4 and 4.



The current flows through the resistor R is $I = \frac{V_1 - V_2}{R}$ If V_1 and V_2 are equal there is no current flow through the potentiometer R.

If
$$V_1$$
 and V_2 are not equal.,
$$-V_1 - IR' + V_{02} = 0$$

$$V_0 = V_1 + IR'$$

$$P' \longrightarrow -I$$

$$V_{02}$$

The old voltage of high impedance buffer (U1) is $V_{01} = V_0 - IR'$

The olp voltage of difference amplifier is

$$V_{0} = \frac{R_{2}}{R_{1}} \left(V_{02} - V_{01} \right)$$

$$= \frac{R_{2}}{R_{1}} \left(V_{1} + IR^{1} - V_{2} + IR^{1} \right)$$


$$= \frac{R_{2}}{R_{1}} \left((V_{1} - V_{2}) + 2 IR^{1} \right)$$

$$= \frac{R_{2}}{R_{1}} \left(\frac{2(V_{1} - V_{2})}{R} R^{1} + (V_{1} - V_{2}) \right)$$

$$V_{0} = (V_{1} - V_{2}) \left(\frac{R_{2}}{R_{1}} \left(1 + \frac{2R^{1}}{R} \right) \right)$$

The instrumentation amplifier using transducer bridge (31) wein stone bridge.






Transduces / wein stone bridge

The transduces bridge uses a resistive element at one asm that depends on physical quantity. The Bridge is intially in balanced mode if there is a change in physical quantity then the bridge becomes unbalanced. This voltage is given as ilp to 3-op-amp instrumentational amplified which is used to drive the display worth.


Comparators

The comparator using op-amp operates in open loop mode. For non-linear applications, the comparator is mainly used.

i) Inverting comparators when the input signal is given to inverting terminal of op-amp and a fixed of voltage is given to non-inverting terminal then it is called as Inverting comparator.




ii) Non-Inverting terminal, when the ilp signal is given to non-inverting terminal of op-omp e, the reference voltage is given to inverting terminal then it is called as Non-inverting comparator.



If Vi>Very, Vo=+(+Veat)

Vo=+Vsat

If Viz Vref, Vo = +(-Vsat)
=-Vsat





Applications of comparator -


1. Zero Crossing defector, when the reference voltage is ov than the circuit is said to be in zero crossing defector mode.

a) a Inverting type zero Crossing detector -


when $V_1 > 0$, $V_0 = -(+V_{Sat}) = -V_{Sat}$ when $V_1 < 0$, $V_0 = -(-V_{Sat}) = +V_{Sat}$












When $V_i > 0$, $V_0 = +(+V_{SQL}) = +V_{SQL}$ when $V_i < 0$, $V_0 = +(-V_{SQL}) = -V_{SQL}$



2) Window detector + By using the detector, the unknown input voltage range

can be found.

Ilp voltage Yellow Green Red
VICOV ON OFF OFF

ON OFF


VICOV OFF ON OFF

VICOV OFF OFF ON

3) Time masker generators

Non-inverting differenti biode clippes amplifies

It is used to generate trigger signals and mainly used in one shot (81) monostable multivibrator.



4 phase detector: It is some as time masker generator but at the input a phase detector is used

Multivibrators:

Astable Multivibrator -

It is also called as square wave generator on free running oscillator (81) Relaxation oscillator. In this 2 quasi stable states are present and it doesn't require any triggering to change its states.

consider the output is at tV_{sat} . The voltage at the input terminal is tBV_{sat} (B is $\frac{R_2}{R_1+R_2}$) at this instant of time, the aspacitor constants charging towards to tV_{sat}


through the resistor Rowhen the voltage at inverting —
terminal becomes just greater than the reference voltage (+pVsat)
the output is suddenly drops to -Vsat. At this point, the capacitor starts discharging through resistor R of value -BVsat when the voltage at the inverting terminal becomes less than -BVsat. The output is driven to the Vsat & the cycle repeats.

frequency of Oscillations for Equare wave generator:

The voltage across the capacitor as a function of time is given as

from the waveforms,

$$V_f = +V_{\text{sat}}$$
 $V_i = \beta V_{\text{sat}}$
 $V_c(t) = V_{\text{sat}} + C - \beta V_{\text{sat}} - V_{\text{sat}} e^{-t/RC}$



$$(I+\beta) = TI | RC = I-\beta$$

$$= TI | RC = In \left(\frac{1-\beta}{1+\beta}\right)$$

$$T_{I} = RC | In \left(\frac{1+\beta}{1-\beta}\right)$$

$$T_{I} = T_{2}$$

$$\Rightarrow T = 2RC | In \left(\frac{1+\beta}{1-\beta}\right)$$

$$Assume | \beta = 0.5., | R_{I} = R_{2}$$

$$T = 2RC | In \left(\frac{3|_{2}}{1/2}\right)$$


$$T = 2RC | In \left(\frac{3|_{2}}{1/2}\right)$$

$$T = 2RC | In \left(\frac{3}{2}\right)$$


The peak to peak amplitude of square wave generated is $V_{O(p-p)} = 2V_{sat}$

The amplitude can be varied, the power supply voltage. The peak amplitude can also be varied by making the power supply constant and the use of zener diodes connected back to back at the output. The output voltage is the summation of saturation voltage and zener break down voltage.

Symmetrical square wave can be generated if $V_{21} = V_{22}$ $\Rightarrow T_1 = T_2$ Asymmetrical square wave can be generated if $V_{21} \neq V_{22}$ $\Rightarrow T_1 \neq T_2$



An alternative method for generating asymmetrical square wave by using voltage to frequency converted



The capacitor charging and discharging voltages are given as:

changing voltage is +BVsat +V. discharging voltage is -BV satt

the ON time,
$$T_1 = RC \ln \left(\frac{1+B(Vos/Voi)}{Voi} \right)$$

The on time,
$$T_{1} = RC \ln \left(\frac{1+B(V_{02}/V_{01})}{1-B} \right)$$

The off time, $T_{0} = RC \ln \left(\frac{1+B(V_{01}/V_{02})}{1-B} \right)$

problems:

1. Design a -free running oscillator with Ton of value orms and

Toff is 0.2 ms.

Given T = 0 lms

T=TON+TOFF


T=0.1+6.2 =0.3 ms

Assume B=0.5 (RI=R2)

let R= 10KD. => R=10KD

T=22RC =) (<1/4 =) C=0.1/4F

0.3x103 = 2.2 x Rx0.1x106



It is also called as one shot multivibrator delay circuit (a) gating circuit It needs one trigger pulse to change its state. The monostable multivibrator is used in sampling gates.

consider Vo is +Vsat. At this

Instant the capacitor starts

charging when the capacitor

voltage reaches to 0.7V.

The diode D2 will go ON

Implies Vc is clamped to


0.7V. A regative trigger

pulse is applied at the ATK

mon-inverting terminal of


op-amp whose voltage is BVsat-V, which is always 0.7V. Hance the cutput of op-amp will switch from +Vsat to -Vsat. Due to this the diade be will be in reverse bias E, the capacitor starts discharging to -Vsat through the resistor R. If the voltage at non-inverting terminal is high compared to investing terminal. The output of op-amp again switches from -Vsat to +Vsat and the cycle repeats.

the cycle repeats



Expression for pulse width:

The voltage across capacità is
$$V_c(t) = V_f + (V_i - V_f)e^{-t}$$
 from the wavefam, $V_f = -V_{Sat} + V_i = V_D$
 $V_c(t) = -V_{Sat} + (V_D + V_{Sat})e^{-t}$ for the wavefam, $V_f = -P_{Sat} + V_i = V_D$
 $V_c(t) = -V_{Sat} + (V_D + V_{Sat})e^{-t}$ for $V_{Sat} = -V_{Sat} + (V_D + V_{Sat})e^{-t}$ for $V_{Sat} = -V_{Sat} + (V_D + V_{Sat})e^{-t}$ for $V_{Sat} = V_{Sat} + (V_D + V_{Sa$



problem -

, Design a monostable multivibrator whose pulse width is 650 ysec, the Saturation Voltage is 9V, which is triggered by an input voltage & input pulse of value BV. Ethe time period 50 ysec.

Solit Given
$$-V_1=3V \Rightarrow V_1=-3V$$
 $T_p=50 \text{ usec}$
 $+V_{SA}t=\pm 9V$
 $T=650 \text{ usec}$
 $T=RC \text{ ln}\left(\frac{1}{1-\beta}\right)$

Assume $\beta=0.5 \Rightarrow R_1=R_2=10 \text{ kn}$
 $-T=0.693 \text{ Rc}$
 $-50 \text{ use} = T$
 $-10 \text{ let} = 0.693 \text{ let} = 0.495 \text{ let} = 0$


$$V_0 = \frac{-(1.38 \times 10^{-23} \times 300)}{1.60 \times 10^{19}} \ln_{e} \left(\frac{V_1}{10^{-13} \times 10^{3} \times 10^{3}} \right)$$

$$V_0 = -0.0258 \ln_{e} \left(\frac{V_1}{10^{-19}} \right)$$

cohen $V_1 = 5mV$ then $V_0 = -0.397V$ cohen $V_1 = 50mV$ then $V_0 = -0.45V$

Instrumentation Amplifier =

The Instrumentation amplifies is mostly used in industrial applications in order to measure the change in physical quantities (Temperature, humidity, intensity...)



The basic chaut of instrumentation amplifies is a difference

Desive—the curlput voltage some

as difference amplifies output


Voltage.

At V1 terminal, the 1/p impedance

is R1.84 At V3 terminal, the 1/p

impedance is R1+R1.

Since the instrumentation amplifies is used in middle of past. It has to provide high input impedance and low output impedance with the use of difference amplifies it does not provide high input impedance. In order to provide high input impedance, a high impedance buffers are used before 4 and 4.



The current flows through the resistor R is $I = \frac{V_1 - V_2}{R}$ If V_1 and V_2 are equal there is no current flow through the potentiometer R.

If
$$V_1$$
 and V_2 are not equal.,
$$-V_1 - IR' + V_{02} = 0$$

$$V_0 = V_1 + IR'$$

$$P' \longrightarrow -I$$

$$V_{02}$$

The old voltage of high impedance buffer (U1) is $V_{01} = V_0 - IR'$

The olp voltage of difference amplifier is

$$V_{0} = \frac{R_{2}}{R_{1}} \left(V_{02} - V_{01} \right)$$

$$= \frac{R_{2}}{R_{1}} \left(V_{1} + IR^{1} - V_{2} + IR^{1} \right)$$


$$= \frac{R_{2}}{R_{1}} \left((V_{1} - V_{2}) + 2 IR^{1} \right)$$

$$= \frac{R_{2}}{R_{1}} \left(\frac{2(V_{1} - V_{2})}{R} R^{1} + (V_{1} - V_{2}) \right)$$

$$V_{0} = (V_{1} - V_{2}) \left(\frac{R_{2}}{R_{1}} \left(1 + \frac{2R^{1}}{R} \right) \right)$$

The instrumentation amplifier using transducer bridge (31) wein stone bridge.






Transduces / wein stone bridge

The transduces bridge uses a resistive element at one asm that depends on physical quantity. The Bridge is intially in balanced mode if there is a change in physical quantity then the bridge becomes unbalanced. This voltage is given as ilp to 3-op-amp instrumentational amplified which is used to drive the display worth.


Comparators

The comparator using op-amp operates in open loop mode. For non-linear applications, the comparator is mainly used.

i) Inverting comparators when the input signal is given to inverting terminal of op-amp and a fixed of voltage is given to non-inverting terminal then it is called as Inverting comparator.




ii) Non-Inverting terminal, when the ilp signal is given to non-inverting terminal of op-omp e, the reference voltage is given to inverting terminal then it is called as Non-inverting comparator.



If Vi>Very, Vo=+(+Veat)

Vo=+Vsat

If Viz Vref, Vo = +(-Vsat)
=-Vsat





Applications of comparator -


1. Zero Crossing defector, when the reference voltage is ov than the circuit is said to be in zero crossing defector mode.

a) a Inverting type zero Crossing detector -


when $V_1 > 0$, $V_0 = -(+V_{Sat}) = -V_{Sat}$ when $V_1 < 0$, $V_0 = -(-V_{Sat}) = +V_{Sat}$












When $V_i > 0$, $V_0 = +(+V_{SQL}) = +V_{SQL}$ when $V_i < 0$, $V_0 = +(-V_{SQL}) = -V_{SQL}$



2) Window detector + By using the detector, the unknown input voltage range

can be found.

Ilp voltage Yellow Green Red
VICOV ON OFF OFF

ON OFF


VICOV OFF ON OFF

VICOV OFF OFF ON

3) Time masker generators

Non-inverting differenti biode clippes amplifies

It is used to generate trigger signals and mainly used in one shot (81) monostable multivibrator.



4 phase detector: It is some as time masker generator but at the input a phase detector is used

Multivibrators:

Astable Multivibrator -

It is also called as square wave generator on free running oscillator (81) Relaxation oscillator. In this 2 quasi stable states are present and it doesn't require any triggering to change its states.

consider the output is at tV_{sat} . The voltage at the input terminal is tBV_{sat} (B is $\frac{R_2}{R_1+R_2}$) at this instant of time, the aspacitor constants charging towards to tV_{sat}


through the resistor Rowhen the voltage at inverting —
terminal becomes just greater than the reference voltage (+pVsat)
the output is suddenly drops to -Vsat. At this point, the capacitor starts discharging through resistor R of value -BVsat when the voltage at the inverting terminal becomes less than -BVsat. The output is driven to the Vsat & the cycle repeats.

frequency of Oscillations for Equare wave generator:

The voltage across the capacitor as a function of time is given as

from the waveforms,

$$V_f = +V_{\text{sat}}$$
 $V_i = \beta V_{\text{sat}}$
 $V_c(t) = V_{\text{sat}} + C - \beta V_{\text{sat}} - V_{\text{sat}} e^{-t/RC}$



$$(I+\beta) = TI | RC = I-\beta$$

$$= TI | RC = In \left(\frac{1-\beta}{1+\beta}\right)$$

$$T_{I} = RC | In \left(\frac{1+\beta}{1-\beta}\right)$$

$$T_{I} = T_{2}$$

$$\Rightarrow T = 2RC | In \left(\frac{1+\beta}{1-\beta}\right)$$

$$Assume | \beta = 0.5., | R_{I} = R_{2}$$

$$T = 2RC | In \left(\frac{3|_{2}}{1/2}\right)$$


$$T = 2RC | In \left(\frac{3|_{2}}{1/2}\right)$$

$$T = 2RC | In \left(\frac{3}{2}\right)$$


The peak to peak amplitude of square wave generated is $V_{O(p-p)} = 2V_{sat}$

The amplitude can be varied, the power supply voltage. The peak amplitude can also be varied by making the power supply constant and the use of zener diodes connected back to back at the output. The output voltage is the summation of saturation voltage and zener break down voltage.

Symmetrical square wave can be generated if $V_{21} = V_{22}$ $\Rightarrow T_1 = T_2$ Asymmetrical square wave can be generated if $V_{21} \neq V_{22}$ $\Rightarrow T_1 \neq T_2$



An alternative method for generating asymmetrical square wave by using voltage to frequency converted



The capacitor charging and discharging voltages are given as:

changing voltage is +BVsat +V. discharging voltage is -BV satt

the ON time,
$$T_1 = RC \ln \left(\frac{1+B(Vos/Voi)}{Voi} \right)$$

The on time,
$$T_{1} = RC \ln \left(\frac{1+B(V_{02}/V_{01})}{1-B} \right)$$

The off time, $T_{0} = RC \ln \left(\frac{1+B(V_{01}/V_{02})}{1-B} \right)$

problems:

1. Design a -free running oscillator with Ton of value orms and

Toff is 0.2 ms.

Given T = 0 lms

T=TON+TOFF


T=0.1+6.2 =0.3 ms

Assume B=0.5 (RI=R2)

let R= 10KD. => R=10KD

T=22RC =) (<1/4 =) C=0.1/4F

0.3x103 = 2.2 x Rx0.1x106



It is also called as one shot multivibrator delay circuit (a) gating circuit It needs one trigger pulse to change its state. The monostable multivibrator is used in sampling gates.

consider Vo is +Vsat. At this

Instant the capacitor starts

charging when the capacitor

voltage reaches to 0.7V.

The diode D2 will go ON

Implies Vc is clamped to


0.7V. A regative trigger

pulse is applied at the ATK

mon-inverting terminal of


op-amp whose voltage is BVsat-V, which is always 0.7V. Hance the cutput of op-amp will switch from +Vsat to -Vsat. Due to this the diade be will be in reverse bias E, the capacitor starts discharging to -Vsat through the resistor R. If the voltage at non-inverting terminal is high compared to investing terminal. The output of op-amp again switches from -Vsat to +Vsat and the cycle repeats.

the cycle repeats



Expression for pulse width:

The voltage across capacità is
$$V_c(t) = V_f + (V_i - V_f)e^{-t}$$
 from the wavefam, $V_f = -V_{Sat} + V_i = V_D$
 $V_c(t) = -V_{Sat} + (V_D + V_{Sat})e^{-t}$ for the wavefam, $V_f = -P_{Sat} + V_i = V_D$
 $V_c(t) = -V_{Sat} + (V_D + V_{Sat})e^{-t}$ for $V_{Sat} = -V_{Sat} + (V_D + V_{Sat})e^{-t}$ for $V_{Sat} = -V_{Sat} + (V_D + V_{Sat})e^{-t}$ for $V_{Sat} = V_{Sat} + (V_D + V_{Sa$



problem -

, Design a monostable multivibrator whose pulse width is 650 ysec, the Saturation Voltage is 9V, which is triggered by an input voltage & input pulse of value BV. Ethe time period 50 ysec.

Solit Given
$$-V_1=3V \Rightarrow V_1=-3V$$
 $T_p=50 \text{ usec}$
 $+V_{SA}t=\pm 9V$
 $T=650 \text{ usec}$
 $T=RC \text{ ln}\left(\frac{1}{1-\beta}\right)$

Assume $\beta=0.5 \Rightarrow R_1=R_2=10 \text{ kn}$
 $-T=0.693 \text{ Rc}$
 $-50 \text{ use} = T$
 $-10 \text{ let} = 0.693 \text{ let} = 0.495 \text{ let} = 0$

Sample and Hold Analysis: In analog to digital conversion, the (9) analog input voltage should be held constant during the conversion cycle.

- If the analog input voltage changes by more than ± 1 LSB, an error can occur in the digital output code.

let us consider, the analog input voltage at start of conversion process is ov and at the end of conversion process, it is near to 1.5%. This result doesn't corresponds to the analog voltage at the start (0x) at the end of conversion.





fig. Ilp and olp response of sample and hold circuit

To minimise the occurance of these errors, it is necessary to hold the value of analog input voltage constant during the conversion process. For this, sample and hold circuit are used.

The sample and Hold (SIH) circuit implies, it samples the value of the input signal in response to a sampling command and hold it at the output until arrival of the next command. This is shown in fig (1).

-> The basic components used for sIH is analog switch and capacitors. The below figure shows the basic SIH circuit.



- Swhen the switch is closed, the capacitor charges upto the analog input voltage and when switch is open, the capacitor holds this value.

Analog switches: JFET can be used as an analog switch.

i) when Ves=0, the JFET operates in chmic region and

TFET act as a closed switch.

ii) when Yes is more negative than Yas(OFF), the JFET 6 is cut off and the switch is OFF.


a) shunt switch: The below figure shows IFFT used as a shunt switch.

a) shunt switch

operation;

i) when & Vgs=OV, JFET acts as a closed switch. The Ros Value is small than Rp. Due to potential divides action, 4 is very small and is approximately equal to OV.

ii) when Yas Vas COFF), JFET acts as a open switch. Due to



At Vas = Vas (OFF).

Sample and told circuits + Four basic sample 1 Hold circuits are there. In these circuits, a JFET is used as a switch.

-> During the sampling time, the JFFT switch is two ned on and the holding capacitox changes upto the level of the analog input voltage.

-> At the end of this sampling period, the JFET switch is turned off. As a result, the voltage across the capacitors, CH is the output voltage and remains constant at the end of sampling time.

-> During the hold period, there centel be a will be a small drop-obt in the capacitors voltage due to the vacious leakage currents -> To avoid this, input and output buffer circuits are used.




Fig. 1: Open loop slH circuit

- the acquisition time of a SIH circuit is the time required for the holding capacitor, CH to charge upto a level close to the ilp voltage during sampling.

-> In fig: 1, three principle factors are,

i) RC time constant where R is 7ds (ON) i.e., on resistance of TFET and C is the holding capacitance, CH.

11) slew rate of the openp.

iii) Maximum olp current, which can be source (or) sunk by the operational amplifier.




fig. 2: closed loop SIH circuit.

In fig. 2, the acquisition time for this circuit is limited by maximum output current and slew rate of the op-amp, rather than the RC -time constant.




Fig.3 performs in a similar formion to that of fig.2. Fig.3 provides an additional feature of providing voltage gain. The voltage gain of this circuit is

$$A = 1 + \frac{R_f}{R_I}$$

-> Therefore, the sampled olp voltage is equal to the sampled ilp voltage multiplied by the voltage gain factor of HPF/RI).

Fig.4 provides two disadvantages. The faster capacitor charging rate provides shorter acquisition time. This is because, the Voltage at the inverting i/p terminal of Az is equal to the Capacitor voltage divided by open loop gain of Az. In this circuit, the summing i/p of Az remains at virtual ground.

The to this, the charge removed from the summing joinction Via Cgd in constant.

The removed charge appears is a constant offset at the olp towever, it is constant, it can be nulled by any standard offset trimming technique.

performance parameters of SIH circuits: The parameters are i) Acquisition time (tac) + It is the time required for the holding capacitor, Gt to charge upto a level close to the ilp voltage during sampling. It depends on three factors.

- 1) RC time constant
- 2) Maximum of powerent of op-amp
- 3) Slaw rate of op-amp.
- ii) Aperture time (tap): Because of propagation delays through the driver and switch, No will keep tracking VI sometime after the inception of the hold command.

 iii) Aperture Uncertainity (Stap): It is the variation in aperture time from sample to sample.

iv) Hold mode setting time (ts): After the application of hold command, it takes a certain amount of time for vo to settle within a specified error band such as 1%, orld. (3) orold.

v) Hold step: Because of the parasitic switch capacitances, at the time of switching between sample to hold mode, there is an unwanted transfer of charge between the switch driver and cultifies changes in old voltage and is referred as pedestral errors. The change in output voltage is given below,

Vi) feed through? In hold mode, because of stray capacitance across the switch, there is a small amount of a.c coupling between to and Vi. This ac coupling causes output voltage to vary with variation in input voltage. This is referred as feed through and is given as,


 $\triangle V_o \cong \frac{C_{ds}}{C_{\mu}} \Delta V_i$

-> Feed through is usually expressed in terms of feedthrough rejection ratio, FRR and is given as,

problem: - calculate the change in old voltage if 1/p changes by 5v with FRR fox SIH circuit is sodis.

$$80 = 20 \log_{10} \frac{5}{\Delta V_0}$$

Voltage drop: The leakage current causes voltage of the capacitor to drop down. This is referred to as voltage drop. The rate of (22) which the capacitor voltage drops is known as voltage drop rate (81) drop rate. The main source of leakage ament is the integrator's ilp bias current. This leakage current (voltage drop) can be reduced by connecting the non-inverting input of the integrator to a dummy capacitor, c of size equal to G during the hold period. The circuit diagram is shown below.



Advantages of SIH arauts -


1. It is used to reduce the crosstalk in the multiplexer.

- 2. In case of multichannel Acts, synchronizes can be achieved by sampling signals from all channels at the same time.
- 3. Its primary use is, to hold the sampled analog ilp voltage constant during conversion time of Alb converter.

Applications of SIH circuits:


- 1. Digital interfacing
- a ACD'S
- 3, pulse modulation systems
- 4. Analog Demultiplencers.

Analog multiplexer; It is similar to digital multiplexer except analog ilps are multiplexed instead of digital ilps. It allows analog ilp Information from several sources to be routed onto a single output line. This is shown in below figure. The selection of a particular ilp line is controlled by a set of selection lines. There are 2n input lines and n selection lines whose bit combinations determines which ilp is selected.



Analog multipliers: The circuit which performs the multiplication of the two input voltages is called a multiplier circuit.

-78uch multiplies circuits are used in the Moltagin variety of applications such as squarer, square root extractor, frequency doublerete. Analog. Voltage Multiplier circuit: Using log, adder and anti-log amplifiers, the circuit can be built to obtain the output proportional to the product of two input vatages. The circuit is called analog Moltage multiplier and is shown below.



Analog voltage divides circuit + Analog voltage divider on he

Chavit Analysis+

The log amplifies circuits with A, Az give the outputs as Vol and Voz and is given as,

$$V_{01} = K_1 \ln (k_2 V_1) \rightarrow 0$$

$$V_{02} = K_2 \ln (K_2 V_2) \rightarrow 0$$

where $K_1 = -V_T (R_2 + R_{TC})$ and $K_2 = \frac{1}{V_{ref}}$

Now, op-amp Az is non-inverting summers (with equal R), the olp voltage, Voz is given as,

Voz = K, In (k2V, V2) (: log ab = log a + log b)

-> Now Voz is applied as ilp to antilog amplifier, A4. The olp voltage Vo is given as,

$$V_{0} = \frac{1}{K_{2}} \ln^{1} \left[\frac{K_{1} \ln(K_{2}^{2} V_{1} V_{2})}{K_{1}} \right]$$


$$V_{0} = \frac{1}{K_{2}} \frac{K_{2}^{2} V_{1} \cdot V_{2}}{K_{2}^{2} V_{1} \cdot V_{2}}$$

$$V_{0} = \frac{1}{K_{2}^{2} V_{1} \cdot V_{2}}$$

$$V_{0} = \frac{1}{K_{2}^{2} V_{1} \cdot V_{2}}$$

Thus, the olp is propostional to the product of two analog inputs V_1 and V_2 .

Analog Voltage divides circuit + Analog voltage divides can be obtained using log and antilog amplifiers. This circuit gives olp which is proportional to the division of the two ilp signals. The circuit diagram is shown below:



Vol and Voz are the olp voltage of the log amplifies circuits for the tlp signals V_1 and V_2 ,

...
$$V_{01} = K_1 \ln(K_2 V_1)$$

where
$$K_1 = -V_T(R_2 + R_{TC})$$
 $K_2 = \frac{1}{V_{ref}}$

Now, op-amp Az is subtractor and is given as,

$$V_{03} = V_{02} - V_{01} = K_1 \ln(k_2 V_2) - K_1 \ln(k_2 V_1)$$


-> Now, Voz is applied as ilp to the antilog amplifier and is given as

$$V_{\delta} = \frac{1}{K_2} \ln^{1} \left[K_1 \cdot \frac{\ln (V_2 | V_1)}{K_1} \right]$$

$$=\frac{1}{K_2}\cdot \frac{V_2}{V_1}$$

: The olp is propostional to the division of two analog inputs V_1 and V_2 .

Analog voltage divides circuit + Analog voltage divider can be (24) cobtained using log and antilog amplifiers. This circuit gues olp which is proportional to the divider to the two input signals. The circuit diagram is shown below:



Vol and Vozare—the olp voltages of the log amplifier circuits for the ilp signals V, and V2.

$$V_{01} = K_1 \ln(K_2 V_1) \qquad V_{02} = K_1 \ln(K_2 V_2)$$
where $K = \frac{V_T (R_2 + R_{TC})}{R_{TC}}$; $K_2 = \frac{1}{V_{ref}}$

Now, op-amp, Az is subtractor and is given as $V_{03} = V_{02} - V_{01} = K_1 \ln (K_2 V_2) - K_1 \ln (K_2 V_1)$

Now, Voz is applied as off to the antilog amplifier and is given as,


$$V_0 = \frac{1}{K_2} \left[\ln^{-1} \left(\frac{K_1}{K_1} - \frac{\ln(V_2|V_1)}{K_1} \right) \right] = \frac{1}{K_2} \cdot \frac{V_2}{V_1}$$

.. The olp is proportional to the division of two analog up's 4,44,

Multiplier Integrated arouti-Instead of using voltage multiplier charit, the multiplier IC is commonly used.

Monolithic integration has lowered the cost of multiplier Ic's. These Ids can be configured to use in many applications as signal multiplications in process instrumentation, frequency doublers, phase angle detectors and so on.

Basic Multiplier and its characteristics;



It again multiplies is an active circuit in which the output voltage is propostional to the product of the two input signals. The symbol is shown in above figure.

The terminals Yt, V are supply terminals of Ic. x and Y are the two input terminals in which 2 i/p's 1/1 and V2 are connected.

The olp of such basic multiplier is,

where k is constant,
$$k = \frac{1}{\sqrt{164}}$$
.


 $10 = \frac{\sqrt{1}\sqrt{2}}{\sqrt{164}}$

Uncertally, $\sqrt{164} = 10$, $\sqrt{10} = \frac{\sqrt{1}\sqrt{2}}{\sqrt{10}}$

-> Depending on the polarity restriction, the IC operation is called as

i) one quadrant multiplier: In such operations, the polarities of both ilps must always be positive.

1 + 1/2




5) Feed through voltage: It is the peak to beak voltage at the olp when the one of the two inputs is goounded.

6) Low trim in It is the ability of the multiplier to set the feed -through voltage at the olp to zero

1) Stale factor: It is the proportionality constant (K) relating the olp voltage and the product of two ilp voltages.

$$K = \frac{V_0}{V_1 \cdot V_2}$$

Applications of Multiplier & Some of the applications are: as Voltage divider using Multiplier +



-> The circuit in which the output is the division of two ilps signals is called as a voltage divider. The circuit is shown above. -> The multiplier is used in feedback loop. The denominator is applied at the x ilp of the multiplier which is 12. The numeratel is applied at the input terminal of op-amp A1.

-> As nodde B is grounded, node A is also grounded according to vistual ground i.e., VA =0

Now,
$$I_N = \frac{V_N}{R} = \frac{-V_2}{R}$$


W.K.T., V= KV1V2 = KV0V2.

$$\frac{\forall N}{R} = \frac{-KV_0 \cdot V_2}{R}$$

$$V_0 = \frac{-V_N}{KV_0}$$

: The olp is proportional to the division of 2 ilp voltages VN and 1/2.


b) squaring circuit using Multiplier +



The Squaling circuit gives square of the Plp voltage divides 96 applied, the circuit is shown in above figure. In this, the ilp signal V_1 is applied to both the Plp terminals of the multiplier. As $V_1 = V_2$

Yo= KV1 V2 = KCV13

c) Equare mosting circuit using multiplier:



The square rooting circuit is shown in Tabove figure. A multiplier configured as squaring circuit is used in the feedback loop. The gain of the op-amp A1 is say A and voltage between inverting and non-inverting terminal is Vin.

we can write, Vo = -Vin A

Vin = $-\frac{V_0}{A} \rightarrow 0$ Take nodal equation at -ve terminal of A1 is

$$\frac{V_{in} - V_{N}}{R_{2}} + \frac{V_{in} - V_{2}}{R_{1}} = 0$$

$$\frac{V_{in}}{R_{2}} + \frac{V_{in}}{R_{1}} = \frac{V_{N}}{R_{2}} + \frac{V_{2}}{R_{1}}$$

$$V_{in} = V_{N} + \frac{V_{1}}{R_{1}} + V_{2} \cdot \frac{R_{2}}{R_{1} + R_{2}} \rightarrow (2)$$

W.K.T., Y= KV1V2 = KCV0)2

Substitute V2 in eq.(2).,

$$V_{in} = V_{N} \cdot \frac{R_{1}}{R_{1}+R_{2}} + K(V_{0})^{2} \cdot \frac{R_{2}}{R_{1}+R_{2}}$$

$$\frac{-V_{0}}{A} = V_{N} \cdot \frac{R_{1}}{R_{1}+R_{2}} + K(V_{0})^{2} \cdot \frac{R_{2}}{R_{1}+R_{2}}$$

$$(V_{0})^{2} = \left(-V_{0}A \cdot - V_{N} \cdot \frac{R_{1}}{R_{1}+R_{2}}\right) \cdot \left(\frac{R_{1}+R_{2}}{R_{2}}\right)$$

$$(V_{0})^{2} = -V_{N} \cdot \frac{R_{1}}{R_{2}} \left[1 + \frac{V_{0}(R_{1}+R_{2})}{AR_{1}V_{N}}\right] \rightarrow (3).$$

$$As \cdot A' \cdot \text{is high},$$

$$\frac{V_{0}(R_{1}+R_{2})}{V_{N}AR_{1}} < c.1$$

$$V_{0} = \sqrt{(-V_{N}) \cdot \frac{R_{1}}{KR_{2}}}$$

$$V_{N} \cdot \text{must always be negative.}$$

$$V_{N} \cdot \text{must always be negati$$


it

छ

The frequency doubles circuit can be obtained by using a

(00)

Squaring circuit which is shown below.



The two inputs are connected together, $V_1=V_2=V_{in}=V_m \sin \omega t$ i. V_2 is olp of the multiplier,


1.6)
$$V_{\pm} = KV_1 V_2 = K(V_{in})^2$$

 $V_{\pm} = KV_{m}^2 \sin^2 \omega t = KV_{m}^2 \left(\frac{1 - \cos 2\omega t}{2}\right)$
 $V_{\pm} = \frac{KV_{m}^2 - KV_{m}^2}{2} \cos 2\omega t$

The capacitors c connected in sever with the olp blocks the DC and removes it. Thus , we get

$$V_0 = -\frac{kVm^2}{8}\cos 2\omega t$$

e) phase angle detection using multiplier: In this the two input signals have some frequency but with different amplitudes and phases the circuit is shown below.




w.k.T, from -frequency doubler, the olp of multiplier is $V_0 = \frac{KV_{im}V_{2m}\cos\theta}{2} - \frac{KV_{im}V_{2m}\cos(2\cot\theta)}{2}$

Now, the DC Voltmeter is connected at the olp The voltmeter will not respond to ac component present in the olp, while the dc component can be easily measured on the voltmeter.


P) RMS Detector: The RMS value of a signal is given by

The operation is performed in reverse 81 der as squaling, integrating and finally finding the squale boot . The below shows the basic circuit of the RMS detector.




The circuit has a multiplier as a squaring device as its first element. This gives square of the ilp. The op-amp, A1 is an integrated which gives the integration of squared input. finally, op-amp A2 along with the multiplier in its feedback loop performs square rooting operation, on the op of op-amp. Thus, the final olp is the RMS value of the ilp applied.

g) Rectifier using multiplier:




lif

full wave rectifies using multiplier is shown in above figure. By the op-Amp A1 is used as a non-inverting comparator the olp of op-amp A1 is Vk and which is at ± Vsat depending upon whether the flp Vin is +Ve/-Ve.



Balanced Modulators: The balanced modulator accepts two signals with different frequencies. One of them is a carrier signal and other is a modulating signal. The balanced modulator produces sum and difference of these input frequencies



principle used in Balanced Modulator: when two signals at different frequencies are passed through a non-linear resistance, the AM signal is generated with suppressed carrier A device having

ACTIVE FILTERS

Filter-An electronic filter is often a frequency selective ctruit that passes a specified band of frequencies and blocks (or) ottenuates a signals of frequencies outside this bond.

classification of filters -

1) By depending upon the type of signal filters can be classified as, a) Inalog filters b) signal filters.

Analog filters are designed to process analog signals bigital filters are designed to process analog signals using digital techniques.

- a) By depending upon the type of elements used, again filters are classified as,
 - a) passive filters b) Active filters

Eternents used in passive filters are resistors, capacitors, inductors.

Active filters uses transistors, op-amp in addution to resistors and capacitors.

3) By depending upon the operating frequency, this filters are again divided into two types.

a) Audio frequency (AF) b) Radio frequency (RF)

RC filters are commonly used for audio (on low frequency operations where as LC (or) crystal filters are commonly used RF (or) high frequencies Advantages of Active filters over passive filters:

- a) Gain and frequency adjustment flexibility + since op-amp is capable of providing a very high gain and also the input signal is not attenuated as it is in a passive filters.
- b) No Loading problem: Because of high ilp impedance and low output impedance of the op-amp, the active filter doesn't cause loading of the source (8) load.

- -> The inductors are absent in the active filters, hence the modern active filters are more economical.
- -> Active filters can be realized under number of class of functions such as Butterworth, Thomson, chebyshev, cauer, etc.

Disadvantages of active filters over passive filters -

- 1) The frequency response is limited by gain bandwidth (GBW) product and slew rate of the op-amp.
- 2) The high frequency active filters are more expensive than passive filters.

Applications of active filters :-

Active filters are used in the following

- 6) Television c) Telephone
- d) space satellite e) Bio-medical equipments

Most commonly used filters are-

- 1) Low pass filter (LPF)
- 2) High pass filter (HPF)
 - 3) Bornd pass filter (BPF)
 - 4) Band Reject (Band stop | Band Elimination | Notch filter)
 - 5)-All pass filter


1) low pass filter: The frequency response of ideal LPF is

The pass bard allows the frequencies which are in the range of 0 to frand 1 the stop band rejects the frequencies that are greater than th.


2) High pass filter: The frequency response of HPF is the passband allows the frequencies greates than fir stop band blocks the

-frequencies below fr.

1 Gain



A BPF has PB between fi and fh where fh>fl and has a sB's i.e., f>fh and OZfZfl.



Ag: Frequency Response of BPF.

4) Band stop filter (BSF)+

A BSF has SB between -fi and -fy where fy > fr and has 2 PB's i.e.,

-f>fy i ocfcfr.

It is also called as Band Rejection Band elimination filter.






fig: frequency response of BSF.

Butterworth Approximation: The filter in which denominator polynomial of its transfer function is a butterworth polynomial is called a Butterworth filter. The Butterworth polynomials of vorious orders are given in the table.

n	polynomial equation
2	S2+12S+1
3	(52+5+1)(5+1)
4	(32+0.765365+1) (32+1.84775+1)
5	(9+1)(52+0-685+1)(52+1-6185+1)

tirst order Butterwooth low pass filter -





the first order low pass butterworth filter is realised by RC circuit used along with op-amp, used in the non-inverting configuration.

-> It is also called one pole low pass Butterworth filter.

-> R, and Rf divide the gain of the filter in the pass band.

Circuit Analysis+

Apply the potential divider rule at node A, which is the voltage across capacitos, c is given by (in s-domain),

$$V_{A}(S) = \frac{(Ysc)}{R + \frac{1}{sc}} V_{I}(S)$$

$$\frac{V_{A}(S)}{V_{I}(S)} = \frac{(Ysc)}{R + \frac{1}{sc}}$$

$$= \frac{1}{1 + cRC} - \frac{1}{sC}$$

As the op-amp is in non-inverting configuration,

we know that
$$\frac{V_0(s)}{V_4(s)} = A_0 = 1 + \frac{R_1}{R_1} \longrightarrow (2)$$

3

where Ao is closed toop gain of op-amp (08) gain of fitter in pass band.

The overall transfer function from equations (1) and (2), we get

H(S) =
$$\frac{V_0(S)}{V_1(S)} = \frac{V_0(S)}{V_0(S)}$$
, $\frac{V_0(S)}{V_0(S)}$
= $\frac{A_0}{1+SRC}$
Put $S = j\omega$
 $\frac{V_0(S)}{1+SRC} = \frac{A_0}{1+j2\pi l^2RC}$
where $\frac{A_0}{1+j2\pi l^2RC}$

where -h = Upper cut off frequency = 1

The gain and phase angle equations of the LPF can be obtained by converting above equation into its equivalent polar form as,

$$\frac{V_0}{V_{in}} = \left| \frac{V_0}{V_{in}} \right| < \phi$$
where
$$\left| \frac{V_0}{V_{in}} \right| = \frac{A_0}{\sqrt{1 + (f | f_h)^2}} \rightarrow (3)$$

$$\varphi = -\tan^{-1}(f | f_h) - \chi(4)$$

$$\varphi \text{ is phase angle in degrees.}$$

from eq.(3),

(1) At very low frequencies, fzfn

\frac{1}{4} \text{221}

$$\left| \frac{V_0}{V_{in}} \right| = A_0$$

(ii) At
$$f = f_h$$

$$\left| \frac{V_0}{V_{in}} \right| = \frac{A_0}{\sqrt{2}} = 0.707 A_0$$

(ii) At \$> fr., £>>1 >> [Vo | = Ao -> Thus, UPF has a constant gain, Ao from OHz to fHz and f=fh, the gain is 0.707 Ao. After th, the gain decreases with a constant rate with increase in -frequency. > The frequency for is called aut-off frequency because the gain of filter at this frequency is down by 3 decible (= 20 log 0.707) from Ao -> The aut-off-frequency is also called as -3db frequency com) break frequency (or) corner-frequency, Design steps: The clesign steps for 1st bow pass butterworth filter are 1. Chaose out-off frequency, fr. 2, choose c value between 0.0014F to 14F 3. Now, $f_h = \frac{1}{a \pi RC} \implies R = \frac{1}{a \pi f_h C}$ +. finally, select the values of R, and Rf dependent on the pass band gain of using, $A_0 = 1 + \frac{R_1}{R_1}$ frequency Scaling: Once the filter is designed, sometimes, if is necessary to change the value of cut-off frequency, fn -> The method used to change the original cut-off-frequency, th to a new cut-off frequency, fy & called as frequency scaling. -> to achieve such a frequency scaling, the standard value capacitor C 13 selected first. -> The required cut off frequency can be achieved by calculating the resistance, R value. To achieve frequency scaling, a potentiometer is used which is shown below: R'= R(tc)

fc = original out off frequency

fc'= o new out off frequency.

P'= R(tc)

R'

R'

TC New value of R is

The resistance, R is generally a potentiometer with which (4) required out-off-frequency, the can be adjusted and changed later on if required.

problem-

1) Design a low pass filter at a cut-off frequency of 1KH2 with a pass band gain of 2.

SOLT Given cut - off frequency, fr= 1KH2


Design steps 1-

2. choose
$$c = 0.01 \text{MF}$$

3. find R:
$$R = \frac{1}{2\pi 4 hc}$$

$$R = \frac{1}{2\pi \times 10^{3} \times 0.01 \times 10^{6}}$$

$$R = 15.9 \text{ KM}$$




4. Select the values of Rf and R, $\alpha = 1 + \frac{Rf}{R_1}$ $\frac{Rf}{R_1} = 1 \implies Rf = R_1 = 10 \text{ Kr.}$

of LPF is above example to a cut-off-frequency of 1-6KHZ, Sol: To change the cut off-frequency from 1KHZ to 1.6KHZ.

New R value can be calculated by multiplying 15.9 KHz resistor by original cut off frequency, fz | New cut off frequency, fz .

R = 9.94 KR

so, a potentiometer, R' of value loka is used.



let
$$f_L = \frac{1}{2TTRC} = tower cut off Frequency.$$

from (3), $\frac{V_0}{V_1} = \frac{Ao \cdot J(f|f_L)}{1+j(f|f_L)}$

The magnitude of the voltage gain is
$$\left|\frac{V_0}{V_{in}}\right| = \frac{A_0(f(f_L))}{\int_{1+(f(f_L)^2)}^{2}}$$

-> Since, high pass filters are formed from low pass filters simply by interchanging resistor, R and capacitor, C. Therefore the design and frequency scaling procedure of LPF's are also applicable for HPF's. Problem:

P) Draw a HPF of a cut-off frequency IKHz with a pass band gain of 2.

11) Plot the frequency response for part (i).


$$R = \frac{1}{271 \times 10^3 \times 0.014} = 159 \text{ KD.}$$

4. To find R and Re Such that As = 1+ Re RI

$$a = 1 + \frac{R_f}{R_I}$$

ii) The frequency response plot can be obtained by substituting the input frequency values from 100Hz to 100KHz in the magnitude of the voltage gain equation and it is given by.

where Ao=2; P=1 KHz



Band pass-filter: A BPF has a pass band between a cut off (12)

frequencies fr and fh such that fh>fr. Any input frequency outside

the passband is attenuated.

There are two types of BPF's which are classified as per the figure of mexit (20) Quality factors, Q.

i) Nanow BPF (Q>10)

ii) Wide BPF (QC10)

-> The relation between Q and bandwidth is given as, $Q = \frac{-lc}{Bw}$

-> If the Quality factor increases, then the Bw gets decreases.

i) Narrow BPF: - NBPF: - The circuit of NBPF has two feedback paths and the op-amp is used in inverting mode of operation.

Circuit Analysis:




Fig.(a): Band-pass configuration fig.(b): Second order BPF

$$(V_{A}-V_{i})V_{i}+V_{B}V_{4}+(V_{A}-V_{0})V_{3}+(V_{A}-V_{B})V_{2}=0$$

$$V_{A}=0 \implies V_{B}=V_{C}$$

$$V_{B}=0.$$

$$V_{A}(Y_{1}+Y_{2}+Y_{3}+Y_{4}) = V_{1}Y_{1}+V_{0}Y_{3}$$

$$V_{A} = \frac{V_{1}Y_{1}+V_{0}Y_{3}}{Y_{1}+Y_{2}+Y_{3}+Y_{4}} \longrightarrow U_{1}$$

Take node equation at node 'B',

$$(V_{B}-V_{A}) Y_{2}+(V_{B}-V_{0}) Y_{5}=0$$

$$-V_{A}Y_{2}-V_{0}Y_{5}=0$$

$$V_{A}=-\frac{V_{0}Y_{5}}{Y_{2}}\longrightarrow (2)$$

$$()=(2)$$

$$\frac{V_1 Y_1 + V_0 Y_3}{Y_1 + Y_2 + Y_3 + Y_4} = \frac{-V_0 Y_5}{Y_2}$$

$$\frac{V_0}{V_1} = \frac{-Y_1 Y_2}{Y_1 Y_5 + Y_2 Y_3 + Y_2 Y_5 + Y_3 Y_5 + Y_4 Y_5} \longrightarrow (3)$$

This circuit can be bound pass filter, put $Y_1 = G_1$; $Y_2 = SC_2$; $Y_3 = SC_3$; $Y_4 = G_4$; $Y_5 = G_5$.


Then the transfer function becomes,

$$H(S) = \frac{V_0}{V_1} = \frac{-56162}{G_1G_5 + 8^2G_2G_3 + 8G_3G_5 + G_4G_5}$$

$$\frac{V_0(S)}{V_1(S)} = \frac{-56162}{8^2(G_2G_3) + 8(G_2 + G_3)G_5 + G_5(G_1 + G_4)}$$

$$-61$$


$$= \frac{-61}{S(_3+G_5(C_2+C_3)} + \frac{(G_1+G_4)G_5}{SC_2}$$



The Bandwidth is given by

$$|Eu0=f_H-f_E|=\frac{f_0}{Q_0}=\frac{w_0}{8\pi R u_0 C}=\frac{G}{8\pi C_0}$$
 $|Eu0=f_H-f_E|=\frac{f_0}{Q_0}=\frac{w_0}{8\pi R u_0 C}=\frac{G}{8\pi C_0}$
 $|Bu|=\frac{G_5(C_0+C_0)}{8\pi C_0}=\frac{G}{8\pi C_0}$
 $|V_0|=-\frac{R_5}{12R_0}=-A_0$
 $|V_0|=-\frac{R_5}{12R_0}=-A$

ii) Wide band pass filter A wort can upper are of 1st order on the and upper section. If the HPF and upper are of 1st order then the band pass filter will have a roll-off rate of -soll lacade then the band pass filter will have a roll-off rate of -soll lacade. The circuit diagram of 1st order WBPF is shown below;



Similarly, for low pass litter section, the magnitude of gain is,

-> The magnitude of voltage gain of the WBPF is the product of LPF and +IPF is

$$\frac{|V_0|}{|V_1|} = \frac{A0}{\sqrt{(1+(f_1(f_1)^2)(1+(f_1(f_2)^2))}}$$

$$= \frac{A0(f_1(f_1)^2)}{\sqrt{(1+(f_1(f_1)^2)(1+(f_1(f_1)^2))}} \longrightarrow (3)$$

Similarly, for 2nd order WBFF, and HPF & 2nd LPF are to be cascaded.

problem: Design a WBFF having fi = 400 Hz; fH = 2KHz; pass band gain of 4. find the value of Q of the filter-

Sol: Given pass band filter, Ao=4

So, for LPF and HPF sections may be designed to give gain of a.

for HIPF;

$$\frac{1+R_F}{R_I}=2$$

FOX LPF.,


2 choose (=0.014F

Quality-factor, Q =
$$\frac{t_0}{BW} = \frac{t_0}{f_H - f_L} = \frac{894.4}{(2\kappa - 400)} = 0.56$$
 (: Q < 10).

All pass filter: (APF) (phase corrector).

The APF allows all -frequencies of the input signal without any attenuation and provides phase for different frequencies of the signal.

These All pass-filters are also called as delay equalizer and phase correctors.



circuit analysisi-

elsing super position theorem, the old voltage expression is

No = Voit Vos.

Voi => olp voltage when Vin is applied at -ve terminal.,

Voe -> olp voltage when vin is applied at the terminal,

choose RI=RE

Apply the potential divider rule to calculate the value of VA,

$$V_{A} = \frac{V_{i}(Y_{SC})}{R + Y_{SC}} = \frac{V_{i}}{1 + SRC}$$

Substitute VA in (3),

$$V_0 = V_i \left[\frac{-1 - SRC + 2}{1 + SRC} \right]$$

$$\frac{V_0}{V_i} = \frac{1 - SRC}{1 + SRC}$$

$$\frac{V_0}{V_1} = \frac{1 - 2714 RC}{1 + j2714 RC}$$

$$\left|\frac{V_0}{V_1}\right| = \frac{1-j2\pi i f_{RC}}{1+j2\pi i f_{RC}} = 1$$

Q= Tan (-2TH RC) - Tan (2TH RC)

(15)

Band Reject filter (BRF): A BRF & also called as Band stop

(B) Band elimination filter. A BRF has two pass bands and one
stop band. In this, first, there are two types of BRF's which are

classified as per the figure of merit (B) quality factor


1) NATOROW BRF (9>10)

ii) Wide BRF (quio)

i) Namow BPF: The namow band reject filter is commonly called a notch filter and is useful to the rejection of a single-frequency notch

Those are several ways to make match filter. One simple technique is to subtract the band pass filter output from its input

The notch filter block diagram is shown below:



-> The practical notch filter block diagram is shown below.




Fig. (b). Block diagram of practical Notes filter.

In practical, the gain of olp of BPF is negative. So, we are (susing a summer instead of a subtractor

(6)


The input to the summer is output of 2nd order BPF and the other PIP is AoVI.

-> Therefore, the olp of the circuit in s-domain is,

$$\frac{V_{0}(S) = A_{0}V_{1}(S) - \frac{A_{0} \times w_{0} S}{S^{2} + \alpha w_{0} S + w_{0}^{2}}}{\frac{V_{0}(S)}{V_{1}(S)} = A_{0}\left(1 - \frac{\alpha w_{0} S}{S^{2} + \alpha w_{0} S + w_{0}^{2}}\right) = \frac{A_{0}(S^{2} + w^{2})}{S^{2} + w_{0} S + w_{0}^{2}}$$


$$\frac{\frac{V_{0}(S)}{V_{1}(S)} = \frac{A_{0}(S^{2} + w^{2})}{S^{2} + \alpha w_{0} S + w_{0}^{2}}}$$

This is the standard transfer function to a stoock rotch -> The circuit schematic is shown below:



K Bond pass filter & summer >

Another commonly used notch filter in the twin-T network our shown in below figure,



Take nodal analysis at node B, we get

$$(V_B-V_i)G+(V_B-KV_0)asc+(V_B-V_0)G=0$$

 $aV_B(sc+G)=V_iG+V_0(G+aksc)\longrightarrow (2)$

Take nodal equation at node x, we get

$$(V_0 - V_B) G + (V_0 - V_A) SC = 0$$

$$V_B G = V_0 (G + SC) - V_A SC$$

$$V_B = \frac{V_0 (G + SC) - V_A SC}{G} \longrightarrow (3)$$

Substitute the value of VB in eq. (2), we get

from (1).,
$$V_A = \frac{V_1 \cdot sc + V_0(sc + 2kq)}{2(q+sc)}$$

From (4).,
$$\frac{2V_0(Q+SC)^2}{Q} = \frac{2V_0SC(SC+Q)}{Q} = V_1Q+V_0 [Q+2KSC] \longrightarrow (5)$$

Substitute the value of V_0 in eq.(5), we get

$$\frac{2V_0(Q+SC)^2}{Q} = \frac{2SC(SC+Q)}{Q} \times \frac{V_1 \cdot SC + V_0(SC + 2KQ)}{2(SC+Q)} = V_1Q + V_0(Q+2KS)$$

$$\frac{2V_0(Q^2 + S^2C^2 + 2Q+C)}{Q} - \frac{2V_0(Q^2 + 2V_0C^2 + 2C^2)}{2(S^2C^2 + 2C^2 + 2C^2)} = \frac{2V_0(Q^2 + 2V_0C^2 + 2V_$$

(F)

$$\frac{(w^{2}-w^{2})}{(w^{2}-w^{2})+(4(1-k)ww_{0})^{2}} = \frac{1}{\sqrt{a}}$$

$$(w^{2}-w^{2})^{2}+(4(1-k)ww_{0})^{2} = 2(w^{2}-w^{2})^{2}$$

$$(w^{2}-w^{2})^{2}=(4(1-k)ww_{0})^{2}$$

$$w^{2}-w^{2}=\pm 4(1-k)ww_{0}(1)^{2}$$

$$x^{2}-w^{2}=\pm 4(1-k)w_{0}w(1)^{2}$$

$$x^{3}-w^{2}=\pm 4(1-k)w_{0}w(1)^{2}$$

$$x^{3}-w^{2}=\pm 4(1-k)w_{0}w(1)^{2}$$

$$x^{3}-w^{2}=\pm 4(1-k)w_{0}w(1)^{2}$$

Now, (w/w₀)² + 4(1-K) w/w₀-1 = 0

Dolve this quadratic equation, we get the upper and lower half power frequencies as,

$$f_h = f_0 \left(\sqrt{1 + 4(1 - \kappa)^2} + 2(1 - \kappa) \right)$$


$$f_1 = f_0 \left(\sqrt{1 + 4(1 - \kappa)^2} + 2(1 - \kappa) \right)$$

Now, 3dB bandweth,


Wide Band Reject filter (WBRF) + A WBRF can be made using a 18)
LPF, HPF and a summer. It is necessary that

i) the lower cut off frequency, fi of the HPF should be much greater than the upper out off frequency, fi of the LPF.

(i) The pass band gain of UPF and HPF should be same.




-the frequency response of a WBRF is shown below.



UNIT-Y 555 Times

555 Times: The 555 times is a highly Stable device for generating accurate time delay or oscillations. The Pin diagram for SESSS/NE 555 is shown below.






fig: Block diagram of 10 555 times.

Circuit description: - The Ic 555 times internally consists of The st Resistors and this Three SKR Resistors acts as voltage divide Provide bias voltage of 21s of Vcc to the UPPER Comparator (UC) and Ys of Vacto lower Comparator where Vcc is the Supply Voltage Since these 2 voltage fin the necessary Comparator threshold Voltage.

Circuit operation.

In the Stable State the Olp @ of the Controlled ff is high this makes the old low because of power amplifies which is besilally an invutor -) when a -ve going trigger pulse is applied to Pinz, as the -ve Edge of the trigger passes through 1/2 vcc, the olp of the lower comparator become HIGH and it sets the Control FF making 0=1 and Q=0.


-> when the threshold voltage at Pin6 Encede 2/3 Vcc, the olp of Offer Comparator (Comparatori) goes HIGH. This action nesets the Control FF with Q=0 & Q=1


-) The Reset 3/p (Pin4) Provides a mechanism to leset the flip flop when this Reset is not used it is Returned to Vcc.

-1 The transistor Q2 Serves as a Buffer to isolate the reset ilp from the flipflop and the transistor Q. The transistor Qz is driven by m internal reference voltage. Vref obtained from the supply voltage VCL.

Monostable multeribrator ;.

The Ic 555 times an be operated as a mono stable multillibrator by Connecting an External resistor and a Capacitor.





Lig: - Monostable operation of 555.

As it has only one stable state, it is Called one shot multivibrator Circuit operation.

- -2 The Flipflop is initially Set i.e Q is high. This drives the transister Qd in Saturation. The Capacitor discharges Completely and voltage across it is nearly Zero. The olp at Pin zie low-
- Ashen a trigger 1/P, a low going Polse is applied, then Circuit state semains unchanged till trigger voltage is greater than V₃VCC. When it becomes less than V₃VCC., then Comparator 2 output goes high. Low Q miles the Q2-transistor Q3 off. Hence Eapacitur Starts Charging through assistance R. I The voltage across capacitor increases Exponentially. This voltage is nothing but the threshold voltage at Pin 6. When this voltage becomes more than 2/5 VCC1 then Comparator 1 output goes high. This Sets the flipflop. I've Q becomes high and Q low. This high Q drives the transistor Od in Saturation. Thus Capacitor C Zuickly discharges through Qd in Saturation.
- -1 So it can be noted that Vout at Pinz is low at Start, when trigger is less than 1/2 Vcc it becomes high and when threshold is greater than 2/2 vce again becomes low, till next pulse occurs. So a sectorgular wave is Produced at the output.




fig :- waveforms of monostable resperation.

Derivation of Pulse width

The voltage across Capacitor increases Exponentially and is given by $V_C = V_c(1 - \bar{e}^{t|R_c})$

14 Vc = 2/3 Vcc


then 2/3 vcc = V. (1- E+ IRc).

Where cinfaeade, Risohms, tin seconds.

Thus, we can say that voltage across capacitor will seach 2/3vcc, in approximately 1.1 times, time constant ie 1.1 Rc.

Thus the Pulse width denoted as wis given by

W=1.1RC



- IP Signal.

 A continuously triggered monostable. Okt when trigger by a Square wave advisted to be longer than the Period of the triggering Square wave life signal.
- -1 The monostable multivibrator will be triggered by the 1st -ve joing Edge of the Square wave Plp but the old well remain HIGH for next -ve going Edge of the square wave Ilp
- The monoshot will however be triggered on the 3rd Nr. Joing 1/7 depending on the choice of the time delay.
- -1 In this way the olp an be made integral fraction of the frequency of the ilp triggering Square wave


Pulse width Modulation

- It is basically a monostable multivibrator with a modulating ilp.

 Signal applied at the Control Voltage input. Internally, the Control Voltage
 is adjusted to the 2/3 vcc.
- Souternally applied modulating Signal Changes the Control Voltage, and hance the upper Comparator.
- -1 As a result, time Period Repuised to Change the Capacitor Upto

(3)

Threshold voltage Changes, Giving pulse width modulated Signal of Changes Trigger ilp t modulating Signal. Pulse width modulated off 9+VCE o Trigge -o modulating Signal o output 3 fig! PWM Linear Ramp Generator: II - When a Capacitor is Charged with a Constant Current Source then linear Ramp is obtained. This Concept is used as a linear Ramp generals - The CKt is used to obtained Constant Current Ic using transist Q and diode D



The CRt 15 Used to obtain Constant Current Ic is a Corrent mirror CRt, using transister Q and diode D. The Current Ic, Changes Capacita CRt, using transister Q and diode D. The Current Ic, Changes Capacita Voltage Vc becomes ic at a Constant state towards transistor Q, on within no time.

(213 Vcc) the Comparator makes internal transistor Q, on within no time.

But while discharging when Vc becomes (Y3 Vcc), the second Comparator make But while discharging when Vc becomes (Y3 Vcc), the second Comparator make Q1 Off and C starts its charing again. As discharging time of Capacita Ci is Very Small.

The time Period of Ramp is approximately fiven by


T = Vcc·c See

T = Vcc·c See


T = Charging Correct: Vcc-VD = Vcc-VBE

R

T = 32c Hz



longer than the Period of PIP Signal. The Continuous low going Pulses of the Period len than the timing interval do not allow Capacitor to Charge upto 213 vcc. As a result, output voltage remains high. In Case of into its low State. This type of CRt Can be used to detect a missing heart beat.









fig: haveform of PPM generator

Scanned by CamScanner



The Ic 555 Connected as an astable multivibrator. The thresh input is Connected to the trigger ilp. Two External Resistances RA, RB is used in the circuit.





- This Circuit has no stable state. The cht changes its State alternately. hence the operation is also Called free Aunning nonsinusoidal oscillator.

Peachico. -+ when the flip flop is Set, Q is high which drives the transistor Q in Secturation and the Capacitor gets discharged. Now the Capacition voltage is nothing but the trigger voltage. So while discharging, when it becomes

Ay Cycle:-Generally the changing time Constant is greater than the discharge time Constant. Hence at the olp, the waveform is not symmetric. The h Olp remains for longer Period than the low olp.

- The ratio of high old Period and low old Period is given by a mathematical Parameter Called duty Cycle
- -1 It is defined as the vatio of on time 1.e. high olp to the total time of one cycle.

W = time for olp 1s high = Ton

T = time of one cycle

D = duty cycle = W

1.D= 12 x100%

The charging time to the Capacitor is given by,

Tc = charging time = 0.693 (RA+RB).C.

while the discharging time is given by

Id = discharging time = 0.693 RB.C

Hence the time for one cycle is

72 Tc+Td = 0.693 (RA+RB)c +0.693 RBC.

7=0.693 (RA+2RB)C

W = Tc = 0.693 (RA+PB) C.


7.D=\frac{w\tankers100}{0.693(RA+2RB)C}\tankers100

Y.D = (RATED) x100 (KA+24B)

While frequency of oscillation is given by

f = 1 = 0.693 (RA+2RB) Cireft =


if RA is much smaller than RB, duty cycle approaches to soil. and old wave-tolm approaches to Sallaro harrive



Pre 2/s vcc. In this Ckt, the Control Voltage is Externally set by The Potentiometer. with Change in the Control Voltage, the upper threshold Voltage. Changes and thus the time required to charge capacitor upto upper threshold Voltage Changes. Similarly, discharge time also changes. As a result, the frequency of the olp voltage Changes.


FSK Generator: _

Binary Code Consists of 1s and 0's. It can be transmitted by shift a Causier frequency one fin frequency supresents one and other supresent 2010. This type of trion if Called FSK technique. Astable multivibrate Using 555 Can be used to generate fsk Signal



When digital ilp is HIGH (logic 1), transisted Tils off and SSS time? Work in a normal astable mode

When itp is low, transistor Tils ON and Connects the Resistance Palle



-) The ip is given to the Pin 2 and 6 which are tied together. Pins 4: and 8 are Connected to Supply voltage +Vcc. The Common Point of two Pins 2 and 6 is Externally biased at Voclo through the Resistance retwork Ri &R. Generally Ri=Rz to get the biasing of Veelz. The Upper Composator will trip at 2/3 Vcc. while lower Composator at 1/3 Vcc. The bias Provided by Ri 4 Rz is Centred within these two thresholds.

- Thus when Sine wave of Euchficient Amplitude, greater than Veels is applied to the clet as ilp, it Causes the internal flip flop too alternately setable 4 Reset, due to this the CKT Produces the Square have at the Ofp Comparision of Multivibrated acts.

Monostable multivibrate

Il has only one Stable State

Trigger is repuised for operation to Change the State.

3. Two Components RAC are necessary with Il sss to obtain the CEt

4. The Pulse width is given by Wo lilke sec

5. The tree of operation (an be controlled 5. The free of operation is Controlled by C The american and Lines free divides,

Astable multivibrates

1. There is no Stable State

2, Trigger is most repuised to change -the State hence called free running oscillate

3. Three Components RA, RB&C are necessary with 10 555 to obtain the Cut.

4. The frequency is fiven by of [RA+2RR]

RA, RB&C


If The application are Square boare generals

Scanned by CamScanner

Block diagram of Phase locked Loop!

The main blocks of Phased lock loop ase

- 1. Phase detector (20) Comparator.
- 2. Low Pass filter.
- 3. Error Amplifies
- 4. voltage Control Oscillator (vco).



1. Voltage Controlled oscillator (vco): - The vco is a free running multi-vibrator and operates at a set frequency to Called free running frequency. This frequency is determined by an Enternal timing Capacitor and an Enternal Resistor It can also be shifted to Either side by applying a de Control voltage Vc to an appropriate terminal of the IC.

-) The frequency deviation is directly Proportional to the de control voltage

and hence it is called a voltage Controlled oscillator (or) VCO.

2. Phase detector: - If an ilp Signal. Vs of frequency is is applied to the PLL the Phase detector Compases the Phase and frequency of the incoming Signal to that of the Olpvo of the Vco. If the & Signals differ in frequency andlor phase an error voltage. Ve is grounded

3. low Pass filter: The olp of the Phose detector Contains Sum [fs+fc] and difference (fs-fo) Components. The high frequency Components (fs+fo) is removed by the LDW pass filter and Produces the différence trepuency Components (fs-fo).

by the Error amplifies and then applied of Control Voltage Ve to Ver The Signal Ve Shifts the Veo frequency in a direction stards the frequency difference blue for & for once this action stards be Cay that the Signal is in the Capture Range.

The VCO Continuous to Change frequency till its of frequency is Example as the ilp Signal frequency the Ckt than Said to be locked.

Jonce locked pll fracks the frequency Changes of the ilp signal,

I free running.

Q. Capture.

3. locked for ? Tracking,

Important definitions Related to PLL

Lock Range: The Range of frequencies over which the PLL Can maintain lock with the incoming Signal is Called lock range (or) Toracking Range,

lock with an ilp Signal is Called the Capture Range.

Pull-in-time! - The total time taken by the PLL to Establish a lock is Called Pull-in-time

There are two types of Phase detectors


1. Analog

2. Digital.

Analog Phase detector

There are two types of Analog Phase detectors 1. Switch type

2. Balanced modulator type.



The double frequency term is sliminated by Lpf and the ok Error vo due to the term cold. It can be observed that when \$=90 , Perfect lock achieved and hence the Error voltage Ve=0. from the above Sp, it is clearly that the olp Error voltage Ve is dependent on.

Un The EIP Signal amplitude Vi, which makes the Phase detected gain and loop gain also dependent on Vi

it I Cos \$, that makes the response non-linear.

Ralanced modulator type Phase detector




fig . - Balanced modulator type Phase detector_ in 1/2 The above Problems Can be Eliminated by making amplitude of the input Eignal Constant. This Can be achieved by Converting Sinusoidal


input signal. Into Square wave input signal.

-) The waveforme for balanced modulator type phase detector with phase Shit of & bloo Elp Signal and the Veo Qp Signal. When Vs is the Dison and Oz is off.


- i when vois the Q3 and Q6 are ON, and Q4 and Q5 are of.

-) Obviously, when visit -ve Quis off and Opis on Similarly, When

ir net and Oy AOr are on. These Conditing



Scanned by CamScanner




This phase detector is used when is 4 to are both pulse weretermy with duty cycle. less than 50%.

-1 The flip flop Consists of Nor gates and it Changes it's State at the


Style of the voo of signal, of goes low. Since the duty cycle of Signals is less 50%. Man & Can approach upto 360°

Monolithic Phase locked loop IC 565



and VCO. As shown in the block diagram the phase locked feedback bot is not internally connected. Therefore, it is necessary to connect old of vco (Pin 4) to the phase Comparator input (Pins), Externally. In trequency multiplication applications a digital frequency divides is inserted into the bopic blue Pins and Pins.


The Centre frequency of the PLL is determined by the free running free of the VCO and it is given by




The values of R, & C, are adjusted such that the free running frequency
will be at the Centre of the Elp frequency range. The value of Capacital
C2 Should be large Enough to Eliminate Possible oscillations in the VCO

The bock stange is given by $f_L = \pm \frac{860}{V} H_2$ When fo = free sunning frep of voo in H2 $V = (\pm v) - (-v) volts$.

The Capture sampe is given by $f_{c} = f_{c} = f_{c}$





Lis: Hock diagram to determine lock-range

let us assume that the old voltage of the Phase detector is

Ve = Kp(de-II) where de = Phase Error.

The old voltage of the phase detector is fittered by the low Para filter to semove the high freq. Components. The oppositive filter is amplified by a jain A and. then applied as the Coortrol voltage Ve to the Voo as given by,

This Control voltage Vc will result in a Shift in the vco-trepuency from it Centre fre to to a frep f, given by.

When the PLL is locked into the ilp Signal frepti, we have

f=fi=fo+kv.vc (3) Sub value ve from En 3 we have fi-fo = Kv. Kop A (Oe-Til2)

The Man ofp Voltage magnitude available from the phase detector occurs for O2TT and O radiany and is

Ve(man) = + Kp(17/2)

The Corresponding value of the manimum Control voltage available to drive the VCO WIN be

Vc (Man) = ± kg (Th) A.

THE VALUE OF VC.

Where 2 Afr will be lock in freq large given by

lock sange = 2 DAL = Kv kg ATT . . AfL = kv kp A TT/2.

The lock in sange is symmetrically located with sespect to VCo free nunning freq to, to PLL 565

$$k_{V} = \frac{8f_{0}}{V}$$
, $k_{\phi} = \frac{1.4}{1T}$
 $V = t^{V}cc - (-Vcc)$ $A = 1.4$.

Derivation of Capture gange! -

The Capture Range is the Range of ilp frequencies to which the initially unlocked loop will lock on an ilp Signal. Thus is always less

- 7 hohen Puis not locked the phase angle difference between the Signal and the voo olp Voltage is given by.

The Phase angle difference thus not be constant, but will change With time at a rute given by

The Phase detector olp voltage will therefore not have adc Component hather will have an Ac voltage with a triangular waveform of Peak amp Ky (TIL) and the fundamental free of Ws-wo i-e fs-fo= Af.

Let us desive an approximate Expression for Capture sange for PLL Emple a simple lag filter. The transfer fundo a simple lag filter is given by.

$$F(i\omega) = \frac{1}{1+i\omega\tau_i} = \frac{1}{1+i\frac{1}{2}}$$

$$T_i = RC, \quad M_i = \frac{1}{RC}$$

$$1+i\frac{1}{4}$$

$$\pm (\nabla t) = \frac{\nabla t}{t^{1}} = \frac{t^{2} + t^{2}}{t^{1}}$$


The Voltage available to drive the voo is given by

The Corresponding Value of the man trey shift will be

Since Afcap = H-folmon we have.


$$\Delta f_{\text{Cap}} = \pm \left[\frac{\Delta f_{\text{L}}}{2 \pi \times 3.6 \times 10^{3} \times c} \right]^{V_{2}}$$

The total Capture grange is 2 D faip.



Applications of PLL:

11 Frequency multiplies:




fis: Block diagram of frep multiplier.

Here a divide by N Network is inserted blue the voodp and the phase Comparator ilp. Since the olp of the divides is locked to the ilp frep from the voo is actually running at a multiple of the ilp frep.

in the locked state, the voo olp frep to is given by

-) By selecting Proper divides by N Nlw, we Can obtain desired multiplication.



desired Value


AM Detection: demodulated multiplier 7/LPF > Phase

I'm PLL Used as AM demodulator

Franciated Signal with 90 Phase Shift and the Unmodulated Calin from olp of PLL are fed to the multiplier. Since voo op is always go out a Phase with the incoming Am Signal under the locked Conclition, both th Signals applied to the multiplier are in Same phase.

-) The olp of the multiplier Contains both the Som and difference signife the low pass filter rejects high freq Components. Zives demodulate olp.

FM Demodulator



-) When the PLL is locked in on the fm signal, the Vlo frequilion the instantaneous freq of the FM Signal, and the Error voltage [or] Vco Condrol voltage is proportional to the deviation of the ile free

- From the Certre frequency. Frequency shift keying demodulated (FSK) Vs Phase Amplifies IPF-1 Compagnation detects

fig: FSk demodulator.

- APLL Can be Used of a fisk demodulator. It is similar to the PLL demodulator for analog FM Signal Except for the addition of a committee o of a Comparator to Produce a reconstructed digital of Signal